{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T02:05:20Z","timestamp":1769306720792,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190238","type":"journal-article","created":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T18:07:24Z","timestamp":1557770844000},"page":"20190238-20190238","source":"Crossref","is-referenced-by-count":5,"title":["A novel sense amplifier to mitigate the impact of NBTI and PVT variations for STT-MRAM"],"prefix":"10.1587","volume":"16","author":[{"given":"Li","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liwen","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqi","family":"Zhuang","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hualian","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Beilei","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junlin","family":"Bao","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongjiang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] C. Chappert, <i>et al.<\/i>: \u201cThe emergence of spin electronics in data storage,\u201d Nat. Mater. <b>6<\/b> (2007) 813 (DOI: 10.1038\/nmat2024).","DOI":"10.1038\/nmat2024"},{"key":"2","unstructured":"[2] S. Yuasa, <i>et al.<\/i>: \u201cFuture prospects of MRAM technologies,\u201d IEEE IEDM (2013) 3.1 (DOI: 10.1109\/IEDM.2013.6724549)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Z. Wang, <i>et al.<\/i>: \u201cHigh-density NAND-like spin transfer torque memory with spin orbit torque erase operation,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 343 (DOI: 10.1109\/LED.2018.2795039).","DOI":"10.1109\/LED.2018.2795039"},{"key":"4","unstructured":"[4] M. Wang, <i>et al.<\/i>: \u201cCurrent-induced magnetization switching in atom thick tungsten engineered perpendicular magnetic tunnel junctions with large tunnel magneto-resistance,\u201d Nat. Commun. <b>9<\/b> (2018) 671 (DOI: 10.1038\/s41467-018-03140-z)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] W. Zhao, <i>et al.<\/i>: \u201cHigh speed, high stability and low power sensing amplifier for MTJ\/CMOS hybrid logic circuits,\u201d IEEE Trans. Magn. <b>45<\/b> (2009) 3784 (DOI: 10.1109\/TMAG.2009.2024325).","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"6","unstructured":"[6] W. Kang, <i>et al.<\/i>: \u201cSeparated precharge sensing amplifier for deep submicrometer MTJ\/CMOS hybrid logic circuits,\u201d IEEE Trans. Magn. <b>50<\/b> (2014) 3400305 (DOI: 10.1109\/TMAG.2013.2297393)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Chen, <i>et al.<\/i>: \u201cA 130 nm 1.2 V\/3.3 V 16 Kb spin transfer torque random access memory with nondestructive self-reference sensing scheme,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 560 (DOI: 10.1109\/JSSC.2011.2170778).","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"8","unstructured":"[8] Q. Dong, <i>et al.<\/i>: \u201cA 1 Mb 28 nm STT-MRAM with 2.8 ns read access time at 1.2 V VDD using single-cap offset-cancelled sense amplifier and in-situ self-write-termination,\u201d ISSCC (2018) 480 (DOI: 10.1109\/ISSCC.2018.8310393)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Kawahara, <i>et al.<\/i>: \u201c2 Mb SPRAM (SPin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 109 (DOI: 10.1109\/JSSC.2007.909751).","DOI":"10.1109\/JSSC.2007.909751"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] R. Bishnoi, <i>et al.<\/i>: \u201cImproving write performance for STT-MRAM,\u201d IEEE Trans. Magn. <b>52<\/b> (2016) 3401611 (DOI: 10.1109\/TMAG.2016.2541629).","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Zhang, <i>et al.<\/i>: \u201cReliability-enhanced separated pre-charge sensing amplifier for hybrid CMOS\/MTJ logic circuits,\u201d IEEE Trans. Magn. <b>53<\/b> (2017) 1 (DOI: 10.1109\/TMAG.2017.2702743).","DOI":"10.1109\/TMAG.2017.2702743"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] W. Kang, <i>et al.<\/i>: \u201cReconfigurable codesign of STT-MRAM under process variations in deeply scaled technology,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 1769 (DOI: 10.1109\/TED.2015.2412960).","DOI":"10.1109\/TED.2015.2412960"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Zhang, <i>et al.<\/i>: \u201cCompact modeling of perpendicular-anisotropy CoFeB\/MgO magnetic tunnel junctions,\u201d IEEE Trans. Electron Devices <b>59<\/b> (2012) 819 (DOI: 10.1109\/TED.2011.2178416).","DOI":"10.1109\/TED.2011.2178416"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] L. Zhang, <i>et al.<\/i>: \u201cDesign and analysis of the reference cells for STT-MRAM,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130352 (DOI: 10.1587\/elex.10.20130352).","DOI":"10.1587\/elex.10.20130352"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] W. S. Zhao, <i>et al.<\/i>: \u201cDesign considerations and strategies for high-reliable STT-MRAM,\u201d Microelectron. Reliab. <b>51<\/b> (2011) 1454 (DOI: 10.1016\/j.microrel.2011.07.001).","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"16","unstructured":"[16] L. Zhang, <i>et al.<\/i>: \u201cQuantitative evaluation of reliability and performance for STT-MRAM,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2016) 1150 (DOI: 10.1109\/ISCAS.2016.7527449)."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] A. P. Shah, <i>et al.<\/i>: \u201cOn-chip adaptive body bias for reducing the impact of NBTI on 6 T SRAM cells,\u201d IEEE Trans. Semicond. Manuf. <b>31<\/b> (2018) 242 (DOI: 10.1109\/TSM.2018.2804944).","DOI":"10.1109\/TSM.2018.2804944"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] T. Siddiqua, <i>et al.<\/i>: \u201cEnhancing NBTI recovery in SRAM arrays through recovery boosting,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>616<\/b> (2012) (DOI: 10.1109\/TVLSI.2011.2109973).","DOI":"10.1109\/TVLSI.2011.2109973"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S. E. Rauch: \u201cReview and reexamination of reliability effects related to NBTI-induced statistical variations,\u201d IEEE Trans. Device Mater. Rel. <b>7<\/b> (2007) 524 (DOI: 10.1109\/TDMR.2007.910437).","DOI":"10.1109\/TDMR.2007.910437"},{"key":"20","unstructured":"[20] H. Konoura, <i>et al.<\/i>: \u201cComparative study on delay degrading estimation due to NBTI with circuit\/instance\/transistor-level stress probability consideration,\u201d Proc. IEEE ISQED (2010) 646 (DOI: 10.1109\/ISQED.2010.5450508)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] I.-C. Lin, <i>et al.<\/i>: \u201cMitigating BTI-induced degradation in STT-MRAM sensing schemes,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 50 (DOI: 10.1109\/TVLSI.2017.2764520).","DOI":"10.1109\/TVLSI.2017.2764520"},{"key":"22","unstructured":"[22] P. Anitha and B. L. Raju: \u201cVLSI architecture for fast-recovery from NBTI in SRAM cell,\u201d Proc. ICECCT (2017) 1 (DOI: 10.1109\/ICECCT.2017.8117931)."},{"key":"23","unstructured":"[23] B. Razavi: <i>Design Of Analog CMOS Integrated Circuits<\/i> (McGraw-Hill Higher Education, New York, 2001) 92\u201394, 418\u2013423."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] B. C. Paul, <i>et al.<\/i>: \u201cImpact of NBTI on the temporal performance degradation of digital circuits,\u201d IEEE Electron Device Lett. <b>26<\/b> (2005) 560 (DOI: 10.1109\/LED.2005.852523).","DOI":"10.1109\/LED.2005.852523"},{"key":"25","unstructured":"[25] R. Vattikonda, <i>et al.<\/i>: \u201cModeling and minimization of PMOS NBTI effect for robust nanometer design,\u201d Design Automation Conference (2006) 1047 (DOI: 10.1145\/1146909.1147172)."},{"key":"26","unstructured":"[26] J. B. Velamala, <i>et al.<\/i>: \u201cLogarithmic modeling of BTI under dynamic circuit operation: Static, dynamic and long-term prediction,\u201d 2013 IEEE International Reliability Physics Symposium (IRPS) (2013) CM.3.1 (DOI: 10.1109\/IRPS.2013.6532063)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] R. Kuttappa, <i>et al.<\/i>: \u201cReliability analysis of spin transfer torque based look up tables under process variations and NBTI aging,\u201d Microelectron. Reliab. <b>62<\/b> (2016) 156 (DOI: 10.1016\/j.microrel.2016.03.003).","DOI":"10.1016\/j.microrel.2016.03.003"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] Y. Ye, <i>et al.<\/i>: \u201cRandom variability modeling and its impact on scaled CMOS circuits,\u201d J. Comput. Electron. <b>9<\/b> (2010) 108 (DOI: 10.1007\/s10825-010-0336-5).","DOI":"10.1007\/s10825-010-0336-5"},{"key":"29","unstructured":"[29] C. C. Hu: <i>Modern Semiconductor Devices for Integrated Circuits<\/i> (Science Press, Beijing, 2012) 282\u2013283."},{"key":"30","unstructured":"[30] L. K. Vemula, <i>et al.<\/i>: \u201cError free sense amplifier circuit design for STT-MRAM nonvolatile memory,\u201d IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) (2017) 703 (DOI: 10.1109\/MWSCAS.2017.8053020)."},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] S. Ikeda, <i>et al.<\/i>: \u201cTunnel magnetoresistance of 604% at 300 K by suppression of Ta diffusion in CoFeB\/MgO\/CoFeB pseudo-spin-valves annealed at high temperature,\u201d Appl. Phys. Lett. <b>93<\/b> (2008) 082508 (DOI: 10.1063\/1.2976435).","DOI":"10.1063\/1.2976435"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190238\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,28]],"date-time":"2019-06-28T23:28:22Z","timestamp":1561764502000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190238\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190238","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}