{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T07:04:48Z","timestamp":1648969488762},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190268","type":"journal-article","created":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T22:09:13Z","timestamp":1559167753000},"page":"20190268-20190268","source":"Crossref","is-referenced-by-count":1,"title":["Efficient parallel semi-systolic array structure for multiplication and squaring in GF(2&lt;i&gt;&lt;sup&gt;m&lt;\/sup&gt;&lt;\/i&gt;)"],"prefix":"10.1587","volume":"16","author":[{"given":"Atef","family":"Ibrahim","sequence":"first","affiliation":[{"name":"College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University"},{"name":"Microelectronics Department, Electronics Research Institute"},{"name":"ECE Department, University of Victoria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Usman","family":"Tariq","sequence":"additional","affiliation":[{"name":"College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tariq","family":"Ahmad","sequence":"additional","affiliation":[{"name":"College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elmogy","sequence":"additional","affiliation":[{"name":"College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University"},{"name":"Computers & Control Engineering Department, Tanta University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yassine","family":"Bouteraa","sequence":"additional","affiliation":[{"name":"College of Computer Engineering and Sciences, Prince Sattam Bin Abdulaziz University"},{"name":"CEM Lab, ENIS & Digital Research Centre of Sfax, University of Sfax"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fayez","family":"Gebali","sequence":"additional","affiliation":[{"name":"ECE Department, University of Victoria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R. E. Blahut, <i>et al.<\/i>: <i>Handbook of Applied Cryptography<\/i> (CRC Press, Boca Raton, FL, 1996) 816."},{"key":"2","unstructured":"[2] R. E. Blahut: <i>Theory and Practice of Error Control Codes<\/i> (Addison-Wesley, Reading, MA, 1983) 500."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. W. Chiou, <i>et al.<\/i>: \u201cConcurrent error detection in Montgomery multiplication over gf(2<i><sup>m<\/sup><\/i>),\u201d IEICE Trans. Fundamentals <b>E89-A<\/b> (2006) 566 (DOI: 10.1093\/ietfec\/e89-a.2.566).","DOI":"10.1093\/ietfec\/e89-a.2.566"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] W. T. Huang, <i>et al.<\/i>: \u201cConcurrent error detection and correction in a polynomial basis multiplier over gf(2<i><sup>m<\/sup><\/i>),\u201d IET Inf. Secur. <b>4<\/b> (2010) 111 (DOI: 10.1049\/iet-ifs.2009.0160).","DOI":"10.1049\/iet-ifs.2009.0160"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. W. Kim and J. C. Jeon: \u201cPolynomial basis multiplier using cellular systolic architecture,\u201d IETE J. Res. <b>60<\/b> (2014) 194 (DOI: 10.1080\/03772063.2014.914699).","DOI":"10.1080\/03772063.2014.914699"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Choi and K. Lee: \u201cEfficient systolic modular multiplier\/squarer for fast exponentiation over gf(2<i><sup>m<\/sup><\/i>),\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150222 (DOI: 10.1587\/elex.12.20150222).","DOI":"10.1587\/elex.12.20150222"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K. W. Kim and J. C. Jeon: \u201cA semi-systolic Montgomery multiplier over gf(2<i><sup>m<\/sup><\/i>),\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150769 (DOI: 10.1587\/elex.12.20150769).","DOI":"10.1587\/elex.12.20150769"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. A. Scott, <i>et al.<\/i>: \u201cArchitectures for exponentiation in gf(2<i><sup>m<\/sup><\/i>),\u201d IEEE J. Sel. Areas Commun. <b>6<\/b> (1988) 578 (DOI: 10.1109\/49.1927).","DOI":"10.1109\/49.1927"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. J. Lee and K. Y. Yoo: \u201cLinear systolic multiplier\/squarer for fast exponentiation,\u201d Inf. Process. Lett. <b>76<\/b> (2000) 105 (DOI: 10.1016\/S0020-0190(00)00131-9).","DOI":"10.1016\/S0020-0190(00)00131-9"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J.-C. Ha and S.-J. Moon: \u201cA common-multiplicand method to the Montgomery algorithm for speeding up exponentiation,\u201d Inf. Process. Lett. <b>66<\/b> (1998) 105 (DOI: 10.1016\/S0020-0190(98)00031-3).","DOI":"10.1016\/S0020-0190(98)00031-3"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Y. Hua, <i>et al.<\/i>: \u201cLow space complexity digit-serial dual basis systolic multiplier over gf(2<i><sup>m<\/sup><\/i>) using Hankel matrix and Karatsuba algorithm,\u201d IET Inf. Secur. <b>7<\/b> (2013) 75 (DOI: 10.1049\/iet-ifs.2012.0227).","DOI":"10.1049\/iet-ifs.2012.0227"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] C. C. Chen, <i>et al.<\/i>: \u201cScalable and systolic Montgomery multipliers over GF(2<i><sup>m<\/sup><\/i>),\u201d IEICE Trans. Fundamentals <b>E91-A<\/b> (2008) 1763 (DOI: 10.1093\/ietfec\/e91-a.7.1763).","DOI":"10.1093\/ietfec\/e91-a.7.1763"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Kumar, <i>et al.<\/i>: \u201cOptimum digit serial multipliers for curve-based cryptography,\u201d IEEE Trans. Comput. <b>55<\/b> (2006) 1306 (DOI: 10.1109\/TC.2006.165).","DOI":"10.1109\/TC.2006.165"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] C. H. Kim, <i>et al.<\/i>: \u201cA digit-serial multiplier for finite field GF(2<i><sup>m<\/sup><\/i>),\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 476 (DOI: 10.1109\/TVLSI.2004.842923).","DOI":"10.1109\/TVLSI.2004.842923"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S. Bayat-Sarmadi, <i>et al.<\/i>: \u201cDual basis super-serial multipliers for secure applications and lightweight cryptographic architectures,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 125 (DOI: 10.1109\/TCSII.2013.2291075).","DOI":"10.1109\/TCSII.2013.2291075"},{"key":"16","unstructured":"[16] C. Y. Lee, <i>et al.<\/i>: \u201cNew digit-serial three-operand multiplier over binary extension fields for high-performance applications,\u201d 2<sup>nd<\/sup> IEEE International Conference on Computational Intelligence and Applications (ICCIA) (2017) 17415249 (DOI: 10.1109\/CIAPP.2017.8167267)."},{"key":"17","unstructured":"[17] K. W. Kim, <i>et al.<\/i>: \u201cEfficient combined algorithm for multiplication and squaring for fast exponentiation over finite fields gf(2<i><sup>m<\/sup><\/i>),\u201d 7th International Conference on Emerging Databases (EDB) (2017) 50 (DOI: 10.1007\/978-981-10-6520-0_6)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] K. W. Kim and J. D. Lee: \u201cEfficient unified semi-systolic arrays for multiplication and squaring over gf(2<i><sup>m<\/sup><\/i>),\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170458 (DOI: 10.1587\/elex.14.20170458).","DOI":"10.1587\/elex.14.20170458"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] K. W. Kim and S. H. Kim: \u201cEfficient bit-parallel systolic architecture for multiplication and squaring over gf(2<i><sup>m<\/sup><\/i>),\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171195 (DOI: 10.1587\/elex.14.20171195).","DOI":"10.1587\/elex.14.20171195"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] F. Gebali: <i>Algorithms and Parallel Computers<\/i> (John Wiley, New York, USA, 2011) 364.","DOI":"10.1002\/9780470932025"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] A. Ibrahim, <i>et al.<\/i>: \u201cProcessor array architectures for scalable radix 4 Montgomery modular multiplication algorithm,\u201d IEEE Trans. Parallel Distrib. Syst. <b>22<\/b> (2011) 1142 (DOI: 10.1109\/TPDS.2010.196).","DOI":"10.1109\/TPDS.2010.196"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] F. Gebali and A. Ibrahim: \u201cEfficient scalable serial multiplier over gf(2<i><sup>m<\/sup><\/i>) based on trinomial,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2322 (DOI: 10.1109\/TVLSI.2014.2359113).","DOI":"10.1109\/TVLSI.2014.2359113"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] A. Ibrahim and F. Gebali: \u201cLow power semi-systolic architectures for polynomial-basis multiplication over gf(2<i><sup>m<\/sup><\/i>) using progressive multiplier reduction,\u201d J. Signal Process. Syst. <b>82<\/b> (2016) 331 (DOI: 10.1007\/s11265-015-1000-x).","DOI":"10.1007\/s11265-015-1000-x"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] A. Ibrahim, <i>et al.<\/i>: \u201cSystolic array architectures for sunar-Koc optimal normal basis type II multiplier,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2090 (DOI: 10.1109\/TVLSI.2014.2358196).","DOI":"10.1109\/TVLSI.2014.2358196"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] A. Ibrahim, <i>et al.<\/i>: \u201cHigh-performance, low-power architecture for scalable radix 2 Montgomery modular multiplication algorithm,\u201d Can. J. Electr. Comput. Eng. <b>34<\/b> (2009) 152 (DOI: 10.1109\/CJECE.2009.5599422).","DOI":"10.1109\/CJECE.2009.5599422"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] A. Ibrahim and F. Gebali: \u201cScalable and unified digit-serial processor array architecture for multiplication and inversion over <i>gf<\/i>(2<i><sup>m<\/sup><\/i>),\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 2894 (DOI: 10.1109\/TCSI.2017.2691353).","DOI":"10.1109\/TCSI.2017.2691353"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] A. Ibrahim, <i>et al.<\/i>: \u201cNew systolic array architecture for finite field division,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180255 (DOI: 10.1587\/elex.15.20180255).","DOI":"10.1587\/elex.15.20180255"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] A. Ibrahim: \u201cScalable digit-serial processor array architecture for finite field division,\u201d Microelectron. J. <b>85<\/b> (2019) 83 (DOI: 10.1016\/j.mejo.2019.01.011).","DOI":"10.1016\/j.mejo.2019.01.011"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Ibrahim, <i>et al.<\/i>: \u201cUnified systolic array architecture for field multiplication and inversion over gf(2<i><sup>m<\/sup><\/i>),\u201d Comput. Electr. Eng. <b>61<\/b> (2017) 104 (DOI: 10.1016\/j.compeleceng.2017.06.014).","DOI":"10.1016\/j.compeleceng.2017.06.014"},{"key":"30","unstructured":"[30] A. Ibrahim, <i>et al.<\/i>: \u201cNew systolic array architecture for finite field inversion,\u201d Can. J. Electr. Comput. Eng. <b>40<\/b> (2017) 23 (DOI: 10.1109\/CJECE.2016.2638962)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190268\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,29]],"date-time":"2019-06-29T03:28:25Z","timestamp":1561778905000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190268\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190268","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}