{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T03:55:16Z","timestamp":1649044516597},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190280","type":"journal-article","created":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T22:09:14Z","timestamp":1559167754000},"page":"20190280-20190280","source":"Crossref","is-referenced-by-count":0,"title":["Experimental implementation of delta sigma AD modulator using dynamic analog components with simplified operation phase"],"prefix":"10.1587","volume":"16","author":[{"given":"Chunhui","family":"Pan","sequence":"first","affiliation":[{"name":"Tokyo City University"}]},{"given":"Hao","family":"San","sequence":"additional","affiliation":[{"name":"Tokyo City University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Harpe: \u201cA compact 10-b SAR ADC with unit-length capacitors and a passive FIR filter,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 636 (DOI: 10.1109\/JSSC.2018.2878830).","DOI":"10.1109\/JSSC.2018.2878830"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Li, <i>et al.<\/i>: \u201cA 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3484 (DOI: 10.1109\/JSSC.2018.2871081).","DOI":"10.1109\/JSSC.2018.2871081"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Hsieh, <i>et al.<\/i>: \u201cA 0.5-V 12-bit SAR ADC using adaptive time-domain comparator with noise optimization,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2763 (DOI: 10.1109\/JSSC.2018.2862880).","DOI":"10.1109\/JSSC.2018.2862880"},{"key":"4","unstructured":"[4] W. Jiang, <i>et al.<\/i>: \u201cA 7.6 mW 1 GS\/s 60 dB SNDR single-channel SAR-assisted pipelined ADC with temperature-compensated dynamic Gm-R-based amplifier,\u201d ISSCC Dig. Tech. Papers (2019) 60 (DOI: 10.1109\/ISSCC.2019.8662524)."},{"key":"5","unstructured":"[5] A. ElShater, <i>et al.<\/i>: \u201cA 10 mW 16 b 15 MS\/s two-step SAR ADC with 95 dB DR using dual-deadzone ring-amplifier,\u201d ISSCC Dig. Tech. Papers (2019) 70 (DOI: 10.1109\/ISSCC.2019.8662400)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Shu, <i>et al.<\/i>: \u201cAn oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2928 (DOI: 10.1109\/JSSC.2016.2592623).","DOI":"10.1109\/JSSC.2016.2592623"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] W. Tseng, <i>et al.<\/i>: \u201cA 12-bit 104 MS\/s SAR ADC in 28 nm CMOS for digitally-assisted wireless transmitters,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2222 (DOI: 10.1109\/JSSC.2016.2582861).","DOI":"10.1109\/JSSC.2016.2582861"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Schreier and G. Temes: <i>Understanding Delta-Sigma Data Converters<\/i> (Wiley-IEEE Press, Hoboken, 2004).","DOI":"10.1109\/9780470546772"},{"key":"9","unstructured":"[9] S. Pavan, <i>et al.<\/i>: <i>Understanding Delta-Sigma Data Converters<\/i> (Wiley-IEEE Press, Hoboken, 2017) 2nd ed."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Lagos, <i>et al.<\/i>: \u201cA 1-GS\/s, 12-b, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 646 (DOI: 10.1109\/JSSC.2018.2889680).","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Lagos, <i>et al.<\/i>: \u201cA single-channel, 600-MS\/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 403 (DOI: 10.1109\/JSSC.2018.2879923).","DOI":"10.1109\/JSSC.2018.2879923"},{"key":"12","unstructured":"[12] B. Hershberg, <i>et al.<\/i>: \u201cA 3.2 GS\/s 10 ENOB 61 mW ringamp ADC in 16 nm with background monitoring of distortion,\u201d ISSCC Dig. Tech. Papers (2019) 58 (DOI: 10.1109\/ISSCC.2019.8662290)."},{"key":"13","unstructured":"[13] B. Hershberg, <i>et al.<\/i>: \u201cA 6-to-600 MS\/s fully dynamic ringamp pipelined ADC with asynchronous event-driven clocking in 16 nm,\u201d ISSCC Dig. Tech. Papers (2019) 68 (DOI: 10.1109\/ISSCC.2019.8662319)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Chae and G. Han: \u201cLow voltage, low power, inverter-based switched-capacitor delta-sigma modulator,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 458 (DOI: 10.1109\/JSSC.2008.2010973).","DOI":"10.1109\/JSSC.2008.2010973"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] B. Hershberg, <i>et al.<\/i>: \u201cRing amplifiers for switched capacitor circuits,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2928 (DOI: 10.1109\/JSSC.2012.2217865).","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"16","unstructured":"[16] Y. Lim and M. P. Flynn: \u201cA 100 MS\/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers,\u201d ISSCC Dig. Tech. Papers (2014) 202 (DOI: 10.1109\/ISSCC.2014.6757400)."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] C. Pan and H. San: \u201cExperimental implementation of \u0394\u03a3AD modulator with dynamic analog components,\u201d Analog Integr. Circ. Sig. Process <b>97<\/b> (2018) 215 (DOI: 10.1007\/s10470-018-1231-4).","DOI":"10.1007\/s10470-018-1231-4"},{"key":"18","unstructured":"[18] C. Pan, <i>et al.<\/i>: \u201cA 2nd-order delta sigma AD modulator using dynamic amplifier and dynamic SAR quantizer,\u201d ISPACS (2016) 528 (DOI: 10.1109\/ISPACS.2016.7824725)."},{"key":"19","unstructured":"[19] C. Pan and H. San: \u201cA low-distortion delta-sigma modulator with ring amplifier and passive adder embedded SAR quantizer,\u201d ISPACS (2015) 299 (DOI: 10.1109\/ISPACS.2015.7432784)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Pan and H. San: \u201cA 2nd-order \u0394\u03a3AD modulator using dynamic analog components with simplified operation phase,\u201d IEICE Trans. Fundamentals <b>E101-A<\/b> (2018) 425 (DOI: 10.1587\/transfun.E101.A.425).","DOI":"10.1587\/transfun.E101.A.425"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C. Pan, <i>et al.<\/i>: \u201cA 720 \u00b5W 77.93 dB SNDR \u0394\u03a3AD modulator using dynamic analog components with simplified operation phase,\u201d ISPACS (2018) 442.","DOI":"10.1109\/ISPACS.2018.8923396"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] S. Babayan-Mashhadi, <i>et al.<\/i>: \u201cAnalysis and design of a low-voltage low-power double-tail comparator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 343 (DOI: 10.1109\/TVLSI.2013.2241799).","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"23","unstructured":"[23] S. Chaudhari and M. Pawar: \u201cDesign of efficient double tail comparator for low power,\u201d ICCSP (2015) 1782 (DOI: 10.1109\/ICCSP.2015.7322829)."},{"key":"24","unstructured":"[24] H. Lin, <i>et al.<\/i>: \u201cMulti-bit DAC with noise-shaped element mismatch,\u201d ISCAS (1996) 235 (DOI: 10.1109\/ISCAS.1996.539872)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] I. Galton: \u201cSpectral shaping of circuit error in digital-to-analog converters,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>44<\/b> (1997) 808 (DOI: 10.1109\/82.633435).","DOI":"10.1109\/82.633435"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] T.-H. Kuo, <i>et al.<\/i>: \u201cA wideband CMOS sigma-delta modulator with incremental data weighted averaging,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 11 (DOI: 10.1109\/4.974541).","DOI":"10.1109\/4.974541"},{"key":"27","unstructured":"[27] T. Wang, <i>et al.<\/i>: \u201cA 101 dB DR 1.1 mW audio delta-sigma modulator with direct-charge-transfer adder and noise shaping enhancement,\u201d ASSCC (2012) 249 (DOI: 10.1109\/IPEC.2012.6522672)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] S. Lee, <i>et al.<\/i>: \u201cA 300-\u00b5W audio \u0394\u03a3 modulator with 100.5-dB DR using dynamic bias inverter,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1866 (DOI: 10.1109\/TCSI.2016.2598734).","DOI":"10.1109\/TCSI.2016.2598734"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] H. Park, <i>et al.<\/i>: \u201cA 0.7-V 870-\u00b5W digital-audio CMOS sigma-delta modulator,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1078 (DOI: 10.1109\/JSSC.2009.2014708).","DOI":"10.1109\/JSSC.2009.2014708"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] O. Rajaee, <i>et al.<\/i>: \u201cLow-OSR over-ranging hybrid ADC incorporating noise-shaped two-step quantizer,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2458 (DOI: 10.1109\/JSSC.2011.2164293).","DOI":"10.1109\/JSSC.2011.2164293"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] E. Bilhan and F. Maloberti: \u201cA wideband sigma-delta modulator with cross-coupled two-paths,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 886 (DOI: 10.1109\/TCSI.2009.2016867).","DOI":"10.1109\/TCSI.2009.2016867"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190280\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,16]],"date-time":"2020-12-16T04:08:26Z","timestamp":1608091706000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190280\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190280","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}