{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T04:39:13Z","timestamp":1698467953963},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190293","type":"journal-article","created":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T22:04:41Z","timestamp":1559599481000},"page":"20190293-20190293","source":"Crossref","is-referenced-by-count":4,"title":["Snake: An asynchronous pipeline for ultra-low-power applications"],"prefix":"10.1587","volume":"16","author":[{"given":"Zhi-jiu","family":"Zhu","sequence":"first","affiliation":[{"name":"University of Chinese Academy of Science"},{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Yi","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Science"},{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Xu","family":"Bai","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Science"},{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Science"},{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] L. Atzori, <i>et al.<\/i>: \u201cThe internet of things: A survey,\u201d Comput. Netw. <b>54<\/b> (2010) 2787 (DOI: 10.1016\/j.comnet.2010.05.010).","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Shin, <i>et al.<\/i>: \u201cDNPU: An energy-efficient deep-learning processor with heterogeneous multi-core architecture,\u201d IEEE Micro <b>38<\/b> (2018) 85 (DOI: 10.1109\/MM.2018.053631145).","DOI":"10.1109\/MM.2018.053631145"},{"key":"3","unstructured":"[3] L. Lin, <i>et al.<\/i>: \u201cA 595 pW 14 pJ\/cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing,\u201d 2018 IEEE International Solid-State Circuits Conference - (ISSCC) (2018) 44 (DOI: 10.1109\/ISSCC.2018.8310175)."},{"key":"4","unstructured":"[4] Y. Zhang, <i>et al.<\/i>: \u201c8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor,\u201d 2016 IEEE International Solid-State Circuits Conference (ISSCC) (2016) 160 (DOI: 10.1109\/ISSCC.2016.7417956)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. Chae and S. Mukhopadhyay: \u201cA dynamic timing error prevention technique in pipelines with time borrowing and clock stretching,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 74 (DOI: 10.1109\/TCSI.2013.2268272).","DOI":"10.1109\/TCSI.2013.2268272"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"7","unstructured":"[7] S. Beer, <i>et al.<\/i>: \u201cMetastability in better-than-worst-case designs,\u201d 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (2014) 101 (DOI: 10.1109\/ASYNC.2014.21)."},{"key":"8","unstructured":"[8] D. Hand, <i>et al.<\/i>: \u201cBlade \u2013 A timing violation resilient asynchronous template,\u201d 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems (2015) 21 (DOI: 10.1109\/ASYNC.2015.13)."},{"key":"9","unstructured":"[9] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d 22nd Digital Avionics Systems Conference. Proc. (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] I. J. Chang, <i>et al.<\/i>: \u201cExploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 401 (DOI: 10.1109\/JSSC.2009.2036764).","DOI":"10.1109\/JSSC.2009.2036764"},{"key":"11","unstructured":"[11] J. Liu, <i>et al.<\/i>: \u201cSoft MOUSETRAP: A bundled-data asynchronous pipeline scheme tolerant to random variations at ultra-low supply voltages,\u201d 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems (2013) 1 (DOI: 10.1109\/ASYNC.2013.29)."},{"key":"12","unstructured":"[12] C. L. Seitz: \u201cSystem timing,\u201d Introd. VLSI Syst. (1993) http:\/\/ai.eecs.umich.edu\/people\/conway\/VLSI\/VLSIText\/PP-V3\/2s\/V3.Ch7-2s.PDF."},{"key":"13","unstructured":"[13] K. Stevens, <i>et al.<\/i>: \u201cRelative timing,\u201d Proc. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems (1999) 208 (DOI: 10.1109\/ASYNC.1999.761535)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Singh and S. M. Nowick: \u201cMOUSETRAP: High-speed transition-signaling asynchronous pipelines,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 684 (DOI: 10.1109\/TVLSI.2007.898732).","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S. M. Nowick and M. Singh: \u201cAsynchronous Design\u2014Part 2: Systems and methodologies,\u201d IEEE Des. Test <b>32<\/b> (2015) 19 (DOI: 10.1109\/MDAT.2015.2413757).","DOI":"10.1109\/MDAT.2015.2413757"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] J. C. Ebergen: \u201cA formal approach to designing delay-insensitive circuits,\u201d Distrib. Comput. <b>5<\/b> (1991) 107 (DOI: 10.1007\/BF02252954).","DOI":"10.1007\/BF02252954"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] D. Edwards: \u201cBalsa: An asynchronous hardware synthesis language,\u201d Comput. J. <b>45<\/b> (2002) 12 (DOI: 10.1093\/comjnl\/45.1.12).","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] P. A. Beerel, <i>et al.<\/i>: \u201cProteus: An ASIC flow for GHz asynchronous designs,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 36 (DOI: 10.1109\/MDT.2011.114).","DOI":"10.1109\/MDT.2011.114"},{"key":"19","unstructured":"[19] R. B. Reese, <i>et al.<\/i>: \u201cUncle - An RTL approach to asynchronous design,\u201d 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems (2012) 65 (DOI: 10.1109\/ASYNC.2012.14)."},{"key":"20","unstructured":"[20] M. Moreira, <i>et al.<\/i>: \u201cSemi-custom NCL design with commercial EDA frameworks: Is it possible?\u201d 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (2014) 53 (DOI: 10.1109\/ASYNC.2014.15)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] Z. Shin, <i>et al.<\/i>: \u201cDesign of a clockless MSP430 core using mixed asynchronous design flow,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170162 (DOI: 10.1587\/elex.14.20170162).","DOI":"10.1587\/elex.14.20170162"},{"key":"22","unstructured":"[22] K. M. Fant and S. A. Brandt: \u201cNULL convention logic: A complete and consistent logic for asynchronous digital circuit synthesis,\u201d Proc. of International Conference on Application Specific Systems, Architectures and Processors (1996) 261 (DOI: 10.1109\/ASAP.1996.542821)."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] J. Cortadella, <i>et al.<\/i>: \u201cDesynchronization: Synthesis of asynchronous circuits from synchronous specifications,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>25<\/b> (2006) 1904 (DOI: 10.1109\/TCAD.2005.860958).","DOI":"10.1109\/TCAD.2005.860958"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] I. E. Sutherland: \u201cMicropipelines,\u201d Commun. ACM <b>32<\/b> (1989) 720 (DOI: 10.1145\/63526.63532).","DOI":"10.1145\/63526.63532"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] S. M. Nowick and M. Singh: \u201cHigh-performance asynchronous pipelines: An overview,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 8 (DOI: 10.1109\/MDT.2011.71).","DOI":"10.1109\/MDT.2011.71"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] S. H. Unger: \u201cHazards, critical races, and metastability,\u201d IEEE Trans. Comput. <b>44<\/b> (1995) 754 (DOI: 10.1109\/12.391185).","DOI":"10.1109\/12.391185"},{"key":"27","unstructured":"[27] S. H. Unger: <i>Asynchronous Sequential Switching Circuits<\/i> (Wiley, New York, NY, 1969)."},{"key":"28","unstructured":"[28] T. E. Williams: \u201cSelf-timed rings and their application to division,\u201d Ph.D Dissertation, Stanford University, Stanford, CA, USA (1991)."},{"key":"29","unstructured":"[29] N. Lotze and Y. Manoli: \u201cA 62 mV 0.13 \u00b5m CMOS standard-cell-based design technique using Schmitt-trigger logic,\u201d 2011 IEEE International Solid-State Circuits Conference (2011) 340 (DOI: 10.1109\/ISSCC.2011.5746345)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. P. Cerqueira and M. Seok: \u201cTemporarily fine-grained sleep technique for near- and subthreshold parallel architectures,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 189 (DOI: 10.1109\/TVLSI.2016.2576280).","DOI":"10.1109\/TVLSI.2016.2576280"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] J. P. Cerqueira, <i>et al.<\/i>: \u201cA fW- and kHz-class feedforward leakage self-suppression logic requiring no external sleep signal to enter the leakage suppression mode,\u201d IEEE Solid-State Circuits Lett. <b>1<\/b> (2018) 150 (DOI: 10.1109\/LSSC.2018.2883827).","DOI":"10.1109\/LSSC.2018.2883827"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] R. Taco, <i>et al.<\/i>: \u201cAn 88-fJ\/40-MHz [0.4 V]\u20130.61-pJ\/1-GHz [0.9 V] dual-mode logic 8 \u00d7 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 560 (DOI: 10.1109\/JSSC.2018.2882139).","DOI":"10.1109\/JSSC.2018.2882139"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190293\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,29]],"date-time":"2019-06-29T03:28:29Z","timestamp":1561778909000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190293\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":32,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190293","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}