{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:20:07Z","timestamp":1648671607684},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190301","type":"journal-article","created":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T22:02:43Z","timestamp":1564524163000},"page":"20190301-20190301","source":"Crossref","is-referenced-by-count":0,"title":["3.3-mA 2.8-GHz bufferless LC oscillator directly driving a 10-mm on-chip clock distribution line"],"prefix":"10.1587","volume":"16","author":[{"given":"Masahiro","family":"Ichihashi","sequence":"first","affiliation":[{"name":"Dept. of Electronics, Graduate School of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shogo","family":"Harada","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Graduate School of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruichi","family":"Kanaya","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Graduate School of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. J. Restle, <i>et al.<\/i>: \u201cA clock distribution network for microprocessors,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 792 (DOI: 10.1109\/4.918917).","DOI":"10.1109\/4.918917"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] P. E. Gronowski, <i>et al.<\/i>: \u201cHigh-performance microprocessor design,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 676 (DOI: 10.1109\/4.668981).","DOI":"10.1109\/4.668981"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. J. Drake, <i>et al.<\/i>: \u201cResonant clocking using distributed parasitic capacitance,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1520 (DOI: 10.1109\/JSSC.2004.831435).","DOI":"10.1109\/JSSC.2004.831435"},{"key":"4","unstructured":"[4] B. Mesgarzadeh, <i>et al.<\/i>: \u201cLow-power bufferless resonant clock distribution networks,\u201d Circuits and Systems, 2007. MWSCAS 2007 (2007) (DOI: 10.1109\/MWSCAS.2007.4488725)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] B. Mesgarzadeh, <i>et al.<\/i>: \u201cJitter characteristic in charge recovery resonant clock distribution,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1618 (DOI: 10.1109\/JSSC.2007.896691).","DOI":"10.1109\/JSSC.2007.896691"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Ichihashi and H. Kanaya: \u201cA low-power and GHz-band LC-DCO directly drives 10 mm on-chip clock distribution line in 0.18 \u00b5m CMOS,\u201d IEICE Trans. Fundamentals <b>E101-A<\/b> (2018) 1907 (DOI: 10.1587\/transfun.E101.A.1907).","DOI":"10.1587\/transfun.E101.A.1907"},{"key":"7","unstructured":"[7] F. O\u2019Mahony, <i>et al.<\/i>: \u201cA low-jitter PLL and repeaterless clock distribution network for a 20 Gb\/s link,\u201d 2006 Symposium on VLSI Circuits Digest of Technical Papers (2006) (DOI: 10.1109\/VLSIC.2006.1705296)."},{"key":"8","unstructured":"[8] Y. Xu, <i>et al.<\/i>: \u201cBufferless resonant clocking with low skew and high variation-tolerant,\u201d Circuits and Systems (MWSCAS) (2011) (DOI: 10.1109\/MWSCAS.2011.6026650)."},{"key":"9","unstructured":"[9] Y. Xu and S.-M. Chen: \u201cResearch of transformer based bufferless resonant clock network,\u201d Solid-State and Integrated Circuit Technology (ICSICT) (2010) (DOI: 10.1109\/ICSICT.2010.5667716)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] F. O\u2019Mahony, <i>et al.<\/i>: \u201cA 10-GHz global clock distribution using coupled standing-wave oscillators,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 1813 (DOI: 10.1109\/JSSC.2003.818299).","DOI":"10.1109\/JSSC.2003.818299"},{"key":"11","unstructured":"[11] S. Chan, <i>et al.<\/i>: \u201cA resonant global clock distribution for the cell broadband engine processor,\u201d Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International (2008) (DOI: 10.1109\/ISSCC.2008.4523282)."},{"key":"12","unstructured":"[12] M. R. Guthaus and B. Taskin: \u201cHigh-performance, low-power resonant clocking,\u201d Computer-Aided Design (ICCAD) (2012)."},{"key":"13","unstructured":"[13] P.-Y. Lin, <i>et al.<\/i>: \u201cLC resonant clock resource minimization using compensation capacitance,\u201d Circuits and Systems (ISCAS) (2015) (DOI: 10.1109\/ISCAS.2015.7168906)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Poulton, <i>et al.<\/i>: \u201cA 14-mW 6.25-Gb\/s transceiver in 90-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 2745 (DOI: 10.1109\/JSSC.2007.908692).","DOI":"10.1109\/JSSC.2007.908692"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K. Fukuda, <i>et al.<\/i>: \u201cA 12.3-mW 12.5-Gb\/s complete transceiver in 65-nm CMOS process,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2838 (DOI: 10.1109\/JSSC.2010.2075410).","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] T. Shibasaki, <i>et al.<\/i>: \u201c18-GHz clock distribution using a coupled VCO array,\u201d IEICE Trans. Electron. <b>E90-C<\/b> (2007) 811 (DOI: 10.1093\/ietele\/e90-c.4.811).","DOI":"10.1093\/ietele\/e90-c.4.811"},{"key":"17","unstructured":"[17] K. Hu, <i>et al.<\/i>: \u201cComparison of on-die global clock distribution methods for parallel serial links,\u201d Circuits and Systems, 2009. ISCAS (2009) (DOI: 10.1109\/ISCAS.2009.5118137)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] M. Ichihashi and H. Kanaya: \u201cA high-frequency, low-coupling 8-shaped differential inductor with patterned ground shield,\u201d Microw. Opt. Technol. Lett. <b>60<\/b> (2018) 2704 (DOI: 10.1002\/mop.31469).","DOI":"10.1002\/mop.31469"},{"key":"19","unstructured":"[19] P. Findley, <i>et al.<\/i>: \u201cNovel differential inductor design for high self-resonance frequency,\u201d Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International. IEEE (2004) (DOI: 10.1109\/IEDM.2004.1419189)."},{"key":"20","unstructured":"[20] C. P. Yue and S. S. Wong: \u201cOn-chip spiral inductors with patterned ground shields for Si-based RF IC\u2019s,\u201d VLSI Circuits. 1997. Digest of Technical Papers (1997) (DOI: 10.1109\/VLSIC.1997.623819)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S.-M. Yim: \u201cThe effects of a ground shield on the characteristics and performance of spiral inductors,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 237 (DOI: 10.1109\/4.982430).","DOI":"10.1109\/4.982430"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] X. Xu, <i>et al.<\/i>: \u201cDesign of novel high-Q-factor multipath stacked on-chip spiral inductors,\u201d IEEE Trans. Electron Devices <b>59<\/b> (2012) 2011 (DOI: 10.1109\/TED.2012.2197626).","DOI":"10.1109\/TED.2012.2197626"},{"key":"23","unstructured":"[23] P.-Y. Wang, <i>et al.<\/i>: \u201cA low phase-noise class-C VCO using novel 8-shaped transformer,\u201d Circuits and Systems (ISCAS) IEEE International Symposium (2015) (DOI: 10.1109\/ISCAS.2015.7168776)."},{"key":"24","unstructured":"[24] N. M. Neihart, <i>et al.<\/i>: \u201cTwisted inductors for low coupling mixed-signal and RF applications,\u201d Custom Integrated Circuits Conference (2008) (DOI: 10.1109\/CICC.2008.4672150)."},{"key":"25","unstructured":"[25] K. Banerjee and A. Mehrotra: \u201cAnalysis of on-chip inductance effects for distributed RLC interconnects,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Proc. of the 38th Design Automation Conference (2001) 798 (DOI: 10.1145\/378239.379069)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] M. A. El-Moursy and E. G. Friedman: \u201cPower characteristics of inductive interconnect,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 1295 (DOI: 10.1109\/TVLSI.2004.834227).","DOI":"10.1109\/TVLSI.2004.834227"},{"key":"27","unstructured":"[27] P. Heydari, <i>et al.<\/i>: \u201cA comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters,\u201d Proc. of the IEEE 2002 Custom Integrated Circuits Conference (2002) 517 (DOI: 10.1109\/CICC.2002.1012895)."},{"key":"28","unstructured":"[28] R. Murakami, <i>et al.<\/i>: \u201cA 484- m2 21-GHz LC-VCO beneath a stacked-spiral inductor,\u201d Microwave Conference (EuMC) (2010)."},{"key":"29","unstructured":"[29] Y. Shin, <i>et al.<\/i>: \u201cA low phase noise fully integrated CMOS LC VCO using a large gate length pMOS current source and bias filtering technique for 5-GHz WLAN,\u201d Signals, Systems and Electronics (2007) (DOI: 10.1109\/ISSSE.2007.4294527)."},{"key":"30","unstructured":"[30] A. El Oualkadi: \u201c5-GHz low phase noise CMOS LC-VCO with PGS inductor suitable for ultra-low power applications,\u201d Microwave Symposium (MMS) (2009) (DOI: 10.1109\/MMS.2009.5409799)."},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] L. Iotti, <i>et al.<\/i>: \u201cInsights into phase-noise scaling in switch-coupled multi-core LC VCOs for E-band adaptive modulation links,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1703 (DOI: 10.1109\/JSSC.2017.2697442).","DOI":"10.1109\/JSSC.2017.2697442"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/16\/16_16.20190301\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,31]],"date-time":"2019-08-31T03:28:21Z","timestamp":1567222101000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/16\/16_16.20190301\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190301","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}