{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T17:08:06Z","timestamp":1777482486322,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190306","type":"journal-article","created":{"date-parts":[[2019,8,25]],"date-time":"2019-08-25T22:03:10Z","timestamp":1566770590000},"page":"20190306-20190306","source":"Crossref","is-referenced-by-count":5,"title":["Investigation of parasitic bipolar transistor in rail-based electrostatic discharge (ESD) protection circuits"],"prefix":"10.1587","volume":"16","author":[{"given":"Pengyu","family":"Lai","sequence":"first","affiliation":[{"name":"Key Lab. of High-Speed Circuit Design and EMC, Xidian University"},{"name":"Department of Electrical Engineering, University of Arkansas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianrui","family":"Li","sequence":"additional","affiliation":[{"name":"Key Lab. of High-Speed Circuit Design and EMC, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Arkansas"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhong","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Arkansas"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C. Duvvury: \u201cESD qualification changes for 45 nm and beyond,\u201d Proc. IEDM (2008) 1 (DOI: 10.1109\/IEDM.2008.4796688)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A.-Z. Wang, <i>et al.<\/i>: \u201cOn-chip ESD protection design for integrated circuits: An overview for IC designers,\u201d Microelectronics J. <b>32<\/b> (2001) 733 (DOI: 10.1016\/S0026-2692(01)00060-X).","DOI":"10.1016\/S0026-2692(01)00060-X"},{"key":"3","unstructured":"[3] H. Gossner: \u201cDesign for ESD protection at its limits,\u201d VLSI Technol. Symp. Dig. Tech. Papers (2013) T120."},{"key":"4","unstructured":"[4] S. Voldman: <i>ESD Circuits and Devices<\/i> (Wiley, New York, 2006)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. P. J. Mergens, <i>et al.<\/i>: \u201cAnalysis of lateral DMOS power devices under ESD stress conditions,\u201d IEEE Trans. Electron Devices <b>47<\/b> (2000) 2128 (DOI: 10.1109\/16.877175).","DOI":"10.1109\/16.877175"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. E. Vinson and J. J. Liou: \u201cElectrostatic discharge in semiconductor devices: An overview,\u201d Proc. IEEE <b>86<\/b> (1998) 399 (DOI: 10.1109\/5.659493).","DOI":"10.1109\/5.659493"},{"key":"7","unstructured":"[7] A. Amerasekera and C. Duvvury: <i>ESD in Silicon Integrated Circuits<\/i> (Wiley, New York, 1995)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C.-Y. Lin and M.-T. Lin: \u201cImproved stacked-diode ESD protection in nanoscale CMOS technology,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170570 (DOI: 10.1587\/elex.14.20170570).","DOI":"10.1587\/elex.14.20170570"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C.-Y. Lin and C.-Y. Chen: \u201cLow-C ESD protection design with dual resistor-triggered SCRs in CMOS technology,\u201d IEEE Trans. Device Mater. Rel. <b>18<\/b> (2018) 197 (DOI: 10.1109\/TDMR.2018.2817389).","DOI":"10.1109\/TDMR.2018.2817389"},{"key":"10","unstructured":"[10] C. Richier, <i>et al.<\/i>: \u201cInvestigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 \u00b5m CMOS process,\u201d Proc. EOS\/ESD Symp. (2000) 251 (DOI: 10.1109\/EOSESD.2000.890084)."},{"key":"11","unstructured":"[11] C. Richier, <i>et al.<\/i>: \u201cInvestigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 \u00b5m CMOS process,\u201d Proc. EOS\/ESD Symp. (2000) 26 (DOI: 10.1109\/EOSESD.2000.890084)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] C.-Y. Lin and W.-H. Fu: \u201cDiode string with reduced clamping voltage for efficient on-chip ESD protection,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 688 (DOI: 10.1109\/TDMR.2016.2616719).","DOI":"10.1109\/TDMR.2016.2616719"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M. Son and C. Park: \u201cElectrostatic discharge protection devices with series connection using distributed cell-based diodes,\u201d Electron. Lett. <b>50<\/b> (2014) 168 (DOI: 10.1049\/el.2013.3753).","DOI":"10.1049\/el.2013.3753"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Cao, <i>et al.<\/i>: \u201cESD design strategies for high-speed digital and RF circuits in deeply scaled silicon Technologies,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 2301 (DOI: 10.1109\/TCSI.2010.2071590).","DOI":"10.1109\/TCSI.2010.2071590"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M.-D. Ker, <i>et al.<\/i>: \u201cOverview on ESD protection designs of low-parasitic capacitance for RF ICs in CMOS technologies,\u201d IEEE Trans. Device Mater. Rel. <b>11<\/b> (2011) 207 (DOI: 10.1109\/TDMR.2011.2106129).","DOI":"10.1109\/TDMR.2011.2106129"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Bhatia, <i>et al.<\/i>: \u201cLayout optimization of ESD protection diodes for high-frequency I\/Os,\u201d IEEE Trans. Device Mater. Rel. <b>9<\/b> (2009) 465 (DOI: 10.1109\/TDMR.2009.2025956).","DOI":"10.1109\/TDMR.2009.2025956"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y. Li, <i>et al.<\/i>: \u201cInvestigation of LOCOS- and polysilicon-bound diodes for robust electrostatic discharge (ESD) applications,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 814 (DOI: 10.1109\/TED.2009.2039964).","DOI":"10.1109\/TED.2009.2039964"},{"key":"18","unstructured":"[18] M.-T. Lin and C.-Y. Lin: \u201cK-band low-noise amplifier with stacked-diode ESD protection in nanoscale CMOS technology,\u201d Proc. IEEE Int. Phys. Failure Anal. Integr. Circuits Symp. (2017) 1 (DOI: 10.1109\/IPFA.2017.8060074)."},{"key":"19","unstructured":"[19] G. Boselli and M. Y. Ali: \u201cA novel SCR-based distributed power supply ESD network for advanced CMOS technologies,\u201d Proc. EOS\/ESD Symp. (2017) 1 (DOI: 10.23919\/EOSESD.2017.8073456)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] R. Pierco, <i>et al.<\/i>: \u201cDiode string with reduced clamping-voltage for ESD-protection of RF-circuits,\u201d Electron. Lett. <b>48<\/b> (2012) 317 (DOI: 10.1049\/el.2012.0262).","DOI":"10.1049\/el.2012.0262"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. H. Voldman, <i>et al.<\/i>: \u201cAnalysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors,\u201d J. Electrost. <b>38<\/b> (1996) 3 (DOI: 10.1016\/S0304-3886(96)00014-9).","DOI":"10.1016\/S0304-3886(96)00014-9"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] C.-T. Yeh, <i>et al.<\/i>: \u201cOptimization on layout style of ESD protection diode for radio-frequency front-end and high-speed I\/O interface circuits,\u201d IEEE Trans. Device Mater. Rel. <b>10<\/b> (2010) 238 (DOI: 10.1109\/TDMR.2010.2043433).","DOI":"10.1109\/TDMR.2010.2043433"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] T. Lim, <i>et al.<\/i>: \u201cGeneric electrostatic discharges protection solutions for RF and millimeter-wave applications,\u201d IEEE Trans. Microw. Theory Techn. <b>63<\/b> (2015) 3747 (DOI: 10.1109\/TMTT.2015.2478000).","DOI":"10.1109\/TMTT.2015.2478000"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] R. Venkatasubramanian, <i>et al.<\/i>: \u201cA comparator-based rail clamp,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1493 (DOI: 10.1109\/TVLSI.2015.2446460).","DOI":"10.1109\/TVLSI.2015.2446460"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] V. A. Vashchenko and A. Shibkov: <i>ESD Design for Analog Circuits<\/i> (Springer, New York, 2010).","DOI":"10.1007\/978-1-4419-6565-3"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] M.-D. Ker: \u201cWhole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI,\u201d IEEE Trans. Electron Devices <b>46<\/b> (1999) 173 (DOI: 10.1109\/16.737457).","DOI":"10.1109\/16.737457"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] T. J. Maloney and S. Dabral: \u201cNovel clamp circuits for IC power supply protection,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>19<\/b> (1996) 150 (DOI: 10.1109\/3476.558861).","DOI":"10.1109\/3476.558861"},{"key":"28","unstructured":"[28] R. F. Pierret: <i>Semiconductor Device Fundamentals<\/i> (Addison-Wesley, Boston, 1996)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] C. T. Kirk: \u201cA theory of transistor cutoff frequency (fT) falloff at high current densities,\u201d IRE Trans. Electron Devices <b>9<\/b> (1962) 164 (DOI: 10.1109\/T-ED.1962.14965).","DOI":"10.1109\/T-ED.1962.14965"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] C. Salam\u00e9ro, <i>et al.<\/i>: \u201cTCAD methodology for ESD robustness prediction of smart power ESD devices,\u201d IEEE Trans. Device Mater. Rel. <b>6<\/b> (2006) 399 (DOI: 10.1109\/TDMR.2006.881483).","DOI":"10.1109\/TDMR.2006.881483"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] C.-Y. Huang, <i>et al.<\/i>: \u201cAn SCR-incorporated BJT device for robust ESD protection with high latchup immunity in high-voltage technology,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 113 (DOI: 10.1109\/TDMR.2011.2170839).","DOI":"10.1109\/TDMR.2011.2170839"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] J. Won, <i>et al.<\/i>: \u201cSCR stacking structure with high holding voltage for high voltage power clamp,\u201d IEICE Electron. Express <b>8<\/b> (2011) 1260 (DOI: 10.1587\/elex.8.1260).","DOI":"10.1587\/elex.8.1260"},{"key":"33","unstructured":"[33] A. Gendron, <i>et al.<\/i>: \u201cArea-efficient reduced and no-snapback PNP-based ESD protection in advanced smart power technology,\u201d Proc. EOS\/ESD Symp. (2006) 69 (DOI: 10.1109\/EOSESD.2006.5256801)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/18\/16_16.20190306\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T03:27:19Z","timestamp":1569641239000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/18\/16_16.20190306\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":33,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190306","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}