{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T17:38:46Z","timestamp":1648921126876},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190351","type":"journal-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T22:03:41Z","timestamp":1562882621000},"page":"20190351-20190351","source":"Crossref","is-referenced-by-count":0,"title":["IP-aware cache partition and replacement scheme for mobile computing devices"],"prefix":"10.1587","volume":"16","author":[{"given":"Bobae","family":"Kim","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Engineering, Sogang University"}]},{"given":"Hyukjun","family":"Lee","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Engineering, Sogang University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] P. Yedlapalli, <i>et al.<\/i>: \u201cShort-circuiting memory traffic in handheld platforms,\u201d Proc. of the IEEE\/ACM International Symposium on Microarchitecture (2014) 166 (DOI: 10.1109\/MICRO.2014.60)."},{"key":"2","unstructured":"[2] N. Nachiappan, <i>et al.<\/i>: \u201cDomain knowledge based energy management in handhelds,\u201d Proc. of IEEE International Symposium on High Performance Computer Architecture (2015) (DOI: 10.1109\/HPCA.2015.7056029)."},{"key":"3","unstructured":"[3] N. Nachiappan, <i>et al.<\/i>: \u201cVIP: Virtualizing IP chains on handheld platforms,\u201d ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (2015) 655 (DOI: 10.1145\/2749469.2750382)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Usui, <i>et al.<\/i>: \u201cDASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators,\u201d ACM Trans. Archit. Code Optim. <b>12<\/b> (2016) 65 (DOI: 10.1145\/2847255).","DOI":"10.1145\/2847255"},{"key":"5","unstructured":"[5] Y.-J. Lin, <i>et al.<\/i>: \u201cHierarchical memory scheduling for multimedia MPSoCs,\u201d Proc. of the International Conference on Computer-Aided Design (2010) 190 (DOI: 10.1109\/ICCAD.2010.5654145)."},{"key":"6","unstructured":"[6] J.-K. Kim and H.-J. Lee: \u201cIP deadline-aware bank partition scheme for memory scheduler in mobile platform,\u201d Proc. of International Conference on Consumer Electronics-Asia (2016) (DOI: 10.1109\/ICCE-Asia.2016.7804731)."},{"key":"7","unstructured":"[7] A. Frumusanu: \u201cThe iPhone XS &amp; XS max review: Unveiling the silicon secrets,\u201d https:\/\/www.anandtech.com\/show\/13392\/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets\/2 (2018)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. Huang, <i>et al.<\/i>: \u201cCurve fitting based shared cache partitioning scheme for energy saving,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180886 (DOI: 10.1587\/elex.15.20180886).","DOI":"10.1587\/elex.15.20180886"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] X. Zhang, <i>et al.<\/i>: \u201cImproving cache partitioning algorithms for pseudo-LRU policies,\u201d IEICE Trans. Inf. &amp; Syst. <b>E96-D<\/b> (2013) 2514 (DOI: 10.1587\/transinf.E96.D.2514).","DOI":"10.1587\/transinf.E96.D.2514"},{"key":"10","unstructured":"[10] S. Khan, <i>et al.<\/i>: \u201cDecoupled dynamic cache segmentation,\u201d Proc. of IEEE International Symposium on High Performance Computer Architecture (2012) (DOI: 10.1109\/HPCA.2012.6169030)."},{"key":"11","unstructured":"[11] A. Jaleel, <i>et al.<\/i>: \u201cHigh performance cache replacement using re-reference interval prediction,\u201d Proc. of the International Symposium on Computer Architecture (2010) 60 (DOI: 10.1145\/1815961.1815971)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. Lim, <i>et al.<\/i>: \u201cA cache replacement policy to reduce cache miss rate for multiprocessor architecture,\u201d IEICE Electron. Express <b>7<\/b> (2010) 850 (DOI: 10.1587\/elex.7.850).","DOI":"10.1587\/elex.7.850"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] D.-J. Bang, <i>et al.<\/i>: \u201cAn adaptive cache replacement policy based on fine-grain reusability monitor,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171099 (DOI: 10.1587\/elex.14.20171099).","DOI":"10.1587\/elex.14.20171099"},{"key":"14","unstructured":"[14] J. Gaur, <i>et al.<\/i>: \u201cBypass and insertion algorithms for exclusive last-level caches,\u201d Proc. of the 38th Annual International Symposium on Computer Architecture <b>39<\/b> (2011) 81 (DOI: 10.1145\/2000064.2000075)."},{"key":"15","unstructured":"[15] M. Qureshi, <i>et al.<\/i>: \u201cA case for MLP-aware cache replacement,\u201d Proc. of the International Symposium on Computer Architecture (2006) 167 (DOI: 10.1109\/ISCA.2006.5)."},{"key":"16","unstructured":"[16] J. T. Robinson and M. V. Devarakonda: \u201cData cache management using frequency-based replacement,\u201d Proc. of the ACM Conference on Measurement and Modeling Computer Systems <b>18<\/b> (1990) 134 (DOI: 10.1145\/98457.98523)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] V. Seshadri, <i>et al.<\/i>: \u201cThe evicted-address filter: A unified mechanism to address both cache pollution and thrashing,\u201d Proc. of International Conference on Parallel Architectures and Compilation Techniques (2012) 355.","DOI":"10.1145\/2370816.2370868"},{"key":"18","unstructured":"[18] W. A. Wong and J.-L. Baer: \u201cModified LRU policies for improving second-level cache behavior,\u201d Proc. of High-Performance Computer Architecture (2000) 49 (DOI: 10.1109\/HPCA.2000.824338)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S. Das, <i>et al.<\/i>: \u201cReuse distance-based probabilistic cache replacement,\u201d ACM Trans. Archit. Code Optim. <b>12<\/b> (2016) 33 (DOI: 10.1145\/2818374).","DOI":"10.1145\/2818374"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Y. Xie, <i>et al.<\/i>: \u201cPromotion\/insertion pseudo-partitioning of multi-core shared caches,\u201d SIGARCH Comput. Archit. News <b>37<\/b> (2009) 174 (DOI: 10.1145\/1555815.1555778).","DOI":"10.1145\/1555815.1555778"},{"key":"21","unstructured":"[21] N. Duong, <i>et al.<\/i>: \u201cImproving cache management policies using dynamic reuse distances,\u201d Proc. of the IEEE\/ACM International Symposium on Microarchitecture (2012) 389 (DOI: 10.1109\/MICRO.2012.43)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. K. Qureshi, <i>et al.<\/i>: \u201cAdaptive insertion policies for high performance caching,\u201d Proc. of International Symposium on Computer Architecture (2007) 381 (DOI: 10.1145\/1273440.1250709).","DOI":"10.1145\/1273440.1250709"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. Jaleel, <i>et al.<\/i>: \u201cAdaptive insertion policies for managing shared caches,\u201d Proc. of the International Conference on Parallel Architectures and Compiler Techniques (2008).","DOI":"10.1145\/1454115.1454145"},{"key":"24","unstructured":"[24] M. Roitzsch: \u201cSlice-balancing H.264 video encoding for improved scalability of multicore decoding,\u201d Proc. of the ACM &amp; IEEE International Conference on Embedded Software (2007) 269 (DOI: 10.1145\/1289927.1289969)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] B. Juurlink, <i>et al.<\/i>: <i>Scalable Parallel Programming Applied to H.264\/AVC Decoding<\/i> (Springer Science &amp; Business Media, 2012).","DOI":"10.1007\/978-1-4614-2230-3"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] J. Kim, <i>et al.<\/i>: \u201cAn H.264\/AVC decoder with reduced external memory access for motion compensation,\u201d IEICE Trans. Inf. &amp; Syst. <b>E94-D<\/b> (2011) 798 (DOI: 10.1587\/transinf.E94.D.798).","DOI":"10.1587\/transinf.E94.D.798"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] N. Binkert, <i>et al.<\/i>: \u201cThe gem5 simulator,\u201d SIGARCH Comput. Archit. News <b>39<\/b> (2011) 1 (DOI: 10.1145\/2024716.2024718).","DOI":"10.1145\/2024716.2024718"},{"key":"28","unstructured":"[28] ARM, Research Starter Kit (2017) http:\/\/gem5.org\/wiki\/images\/c\/cf\/Summit2017_starterkit.pdf."},{"key":"29","unstructured":"[29] S. Dumas: \u201cMobile memory forum: LPDDR3 and WideIO,\u201d JEDEC mobile forum <b>201<\/b> (2011)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. Henning: \u201cSpec cpu2006 benchmark descriptions,\u201d SIGARCH Comput. Archit. News <b>34<\/b> (2006) 1 (DOI: 10.1145\/1186736.1186737).","DOI":"10.1145\/1186736.1186737"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/15\/16_16.20190351\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T03:17:53Z","timestamp":1565407073000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/15\/16_16.20190351\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190351","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}