{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,22]],"date-time":"2024-06-22T08:31:02Z","timestamp":1719045062249},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190358","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T22:03:03Z","timestamp":1561932183000},"page":"20190358-20190358","source":"Crossref","is-referenced-by-count":1,"title":["Filter router: An enhanced router design for efficient stacked shared cache network"],"prefix":"10.1587","volume":"16","author":[{"given":"Huatao","family":"Zhao","sequence":"first","affiliation":[{"name":"Graduate School of IPS, WASEDA University"},{"name":"Electrical Academy, Jiangxi University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Jia","sequence":"additional","affiliation":[{"name":"Electrical Academy, Jiangxi University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Graduate School of IPS, WASEDA University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Huang, <i>et al.<\/i>: \u201cCurve fitting based shared cache partitioning scheme for energy saving,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180886 (DOI: 10.1587\/elex.15.20180886).","DOI":"10.1587\/elex.15.20180886"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] P. Guo, <i>et al.<\/i>: \u201cA bypass-based low latency network-on-chip router,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20181147 (DOI: 10.1587\/elex.16.20181147).","DOI":"10.1587\/elex.16.20181147"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] N. Kim, <i>et al.<\/i>: \u201cBenzene: An energy-efficient distributed hybrid cache architecture for manycore systems,\u201d ACM Trans. Archit. Code Optim. <b>15<\/b> (2018) 10 (DOI: 10.1145\/3177963).","DOI":"10.1145\/3177963"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Z. C. Wang, <i>et al.<\/i>: \u201cVP-router: On balancing the traffic load in on-chip networks,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180883 (DOI: 10.1587\/elex.15.20180883).","DOI":"10.1587\/elex.15.20180883"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] T. T. Lu, <i>et al.<\/i>: \u201cTSV-based 3-D ICs: Design methods and tools,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>36<\/b> (2017) 1593 (DOI: 10.1109\/TCAD.2017.2666604).","DOI":"10.1109\/TCAD.2017.2666604"},{"key":"6","unstructured":"[6] P. Lotfi-Kamran, <i>et al.<\/i>: \u201cNear-ideal networks-on-chip for servers,\u201d HPCA (2017) 277 (DOI: 10.1109\/HPCA.2017.16)."},{"key":"7","unstructured":"[7] G. Aupy, <i>et al.<\/i>: \u201cCo-scheduling HPC workloads on cache partitioned CMP platforms,\u201d CLUSTER (2018) 335 (DOI: 10.1109\/CLUSTER.2018.00052)."},{"key":"8","unstructured":"[8] P. Safayenikoo, <i>et al.<\/i>: \u201cAn energy efficient non-uniform last level cache architecture in 3D chip-multiprocessors,\u201d ISQED (2017) 373 (DOI: 10.1109\/ISQED.2017.7918344)."},{"key":"9","unstructured":"[9] V. Srinivasan, <i>et al.<\/i>: \u201cH3 (Heterogeneity in 3D): A logic-on-logic 3D-stacked heterogeneous multi-core processor,\u201d ICCD (2017) 145 (DOI: 10.1109\/ICCD.2017.30)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] A. K. Mishra, <i>et al.<\/i>: \u201cArchitecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs,\u201d ISCA (2011) 69 (DOI: 10.1145\/2024723.2000074).","DOI":"10.1145\/2024723.2000074"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] G. H. Zheng, <i>et al.<\/i>: \u201cDesign and implementation of a NoC router supporting multicast,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20130655 (DOI: 10.1587\/elex.10.20130655).","DOI":"10.1587\/elex.10.20130655"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] Y. S. Jeong and S. E. Lee: \u201cDeadlock-free XY-YX router for on-chip interconnection network,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130699 (DOI: 10.1587\/elex.10.20130699).","DOI":"10.1587\/elex.10.20130699"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] X. Han, <i>et al.<\/i>: \u201cA deadlock-free subnetting mechanism for high performance broadcasting in NoC,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150688 (DOI: 10.1587\/elex.12.20150688).","DOI":"10.1587\/elex.12.20150688"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Yang, <i>et al.<\/i>: \u201cNew coaxial through silicon via applied for three dimensional integrated circuits,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160192 (DOI: 10.1587\/elex.13.20160192).","DOI":"10.1587\/elex.13.20160192"},{"key":"15","unstructured":"[15] C. Bienia: \u201cBenchmarking modern multiprocessors,\u201d Ph.D. Thesis, Princeton University, Princeton (2011)."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Aingaran, <i>et al.<\/i>: \u201cM7: Oracle\u2019s next generation Sparc processor,\u201d IEEE Micro <b>35<\/b> (2015) 36 (DOI: 10.1109\/MM.2015.35).","DOI":"10.1109\/MM.2015.35"},{"key":"17","unstructured":"[17] M. R. Marty: \u201cCache coherence techniques for multicore processors,\u201d Ph.D. Thesis, University of Wisconsin-Madison, Madison (2008)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] F. Wang, <i>et al.<\/i>: \u201cA novel guard method of through-silicon-via (TSV),\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180421 (DOI: 10.1587\/elex.15.20180421).","DOI":"10.1587\/elex.15.20180421"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] A. B. Kahng, <i>et al.<\/i>: \u201cORION3.0: A comprehensive NoC router estimation tool,\u201d IEEE Embed. Syst. Lett. <b>7<\/b> (2015) 41 (DOI: 10.1109\/LES.2015.2402197).","DOI":"10.1109\/LES.2015.2402197"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] S. K. Sadasivam, <i>et al.<\/i>: \u201cIBM Power9 processor architecture,\u201d IEEE Micro <b>37<\/b> (2017) 40 (DOI: 10.1109\/MM.2017.40).","DOI":"10.1109\/MM.2017.40"},{"key":"21","unstructured":"[21] G. S. Sun, <i>et al.<\/i>: \u201cA novel architecture of the 3D stacked MRAM L2 cache for CMPs,\u201d HPCA (2009) 239 (DOI: 10.1109\/HPCA.2009.4798259)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] I. Psaras, <i>et al.<\/i>: \u201cIn-network cache management and resource allocation for information-centric networks,\u201d IEEE Trans. Parallel Distrib. Syst. <b>25<\/b> (2014) 2920 (DOI: 10.1109\/tpds.2013.304).","DOI":"10.1109\/TPDS.2013.304"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] N. Binkert, <i>et al.<\/i>: \u201cThe gem5 simulator,\u201d ACM SIGARCH <b>39<\/b> (2011) 1 (DOI: 10.1145\/2024716.2024718).","DOI":"10.1145\/2024716.2024718"},{"key":"24","unstructured":"[24] N. Muralimanohar, <i>et al.<\/i>: \u201cCACTI 6.0: A tool to model large caches,\u201d Bragantia HPL-2009-85 (2009)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] C.-K. Luk, <i>et al.<\/i>: \u201cPin: Building customized program analysis tools with dynamic instrumentation,\u201d ACM SIPLAN Notices <b>40<\/b> (2005) 190 (DOI: 10.1145\/1064978.1065034).","DOI":"10.1145\/1064978.1065034"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] J. Kong, <i>et al.<\/i>: \u201cAn energy-efficient last-level cache architecture for process variation-tolerant 3D microprocessors,\u201d IEEE Trans. Comput. <b>64<\/b> (2015) 2460 (DOI: 10.1109\/TC.2014.2378291).","DOI":"10.1109\/TC.2014.2378291"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J. H. Li, <i>et al.<\/i>: \u201cThread criticality assisted replication and migration for chip multiprocessor caches,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 1747 (DOI: 10.1109\/TC.2017.2705678).","DOI":"10.1109\/TC.2017.2705678"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] A. Sodani, <i>et al.<\/i>: \u201cKnights landing: Second-generation Intel Xeon Phi product,\u201d IEEE Micro <b>36<\/b> (2016) 34 (DOI: 10.1109\/MM.2016.25).","DOI":"10.1109\/MM.2016.25"},{"key":"29","unstructured":"[29] S. Gupta and H. Zhou: \u201cSpatial locality-aware cache partitioning for effective cache sharing,\u201d ICPP (2015) 150 (DOI: 10.1109\/ICPP.2015.24)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] W. Shu and N. F. Tzeng: \u201cNUDA: Non-uniform directory architecture for scalable chip multiprocessors,\u201d IEEE Trans. Comput. <b>67<\/b> (2018) 740 (DOI: 10.1109\/TC.2017.2773061).","DOI":"10.1109\/TC.2017.2773061"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/14\/16_16.20190358\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,27]],"date-time":"2019-07-27T03:26:53Z","timestamp":1564198013000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/14\/16_16.20190358\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190358","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}