{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,27]],"date-time":"2024-01-27T03:40:10Z","timestamp":1706326810933},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190366","type":"journal-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T22:04:17Z","timestamp":1562882657000},"page":"20190366-20190366","source":"Crossref","is-referenced-by-count":1,"title":["A design method of CPR for wide voltage design"],"prefix":"10.1587","volume":"16","author":[{"given":"Yi","family":"Yu","sequence":"first","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zhi-jiu","family":"Zhu","sequence":"additional","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Heng","family":"You","sequence":"additional","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Jia","family":"Yuan","sequence":"additional","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Smart Sensing R&D Center, Institute of Microelectronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. A. Bowman: \u201cAdaptive and resilient circuits: A tutorial on improving processor performance, energy efficiency, and yield via dynamic variation,\u201d IEEE Solid State Circuits Mag. <b>10<\/b> (2018) 16 (DOI: 10.1109\/MSSC.2018.2844601).","DOI":"10.1109\/MSSC.2018.2844601"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Zhu, <i>et al.<\/i>: \u201cSGERC: A self-gated timing error resilient cluster of sequential cells for wide-voltage processor,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170218 (DOI: 10.1587\/elex.14.20170218).","DOI":"10.1587\/elex.14.20170218"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Borkar and A. A. Chien: \u201cThe future of microprocessors,\u201d Commun. ACM <b>54<\/b> (2011) 67 (DOI: 10.1145\/1941487.1941507).","DOI":"10.1145\/1941487.1941507"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"5","unstructured":"[5] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d Proc. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36 (2003) 12 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Rezaei, <i>et al.<\/i>: \u201cHigh-performance dynamic elastic pipelines,\u201d Microprocess. Microsyst. <b>56<\/b> (2018) 113 (DOI: 10.1016\/j.micpro.2017.11.004).","DOI":"10.1016\/j.micpro.2017.11.004"},{"key":"7","unstructured":"[7] M. Eisele: \u201cThe impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits,\u201d Proc. of 1996 International Symposium on Low Power Electronics and Design 5 (1997) 9 (DOI: 10.1109\/LPE.1996.547515)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] W. Shan, <i>et al.<\/i>: \u201cTiming monitoring paths selection for wide voltage IC,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160095 (DOI: 10.1587\/elex.13.20160095).","DOI":"10.1587\/elex.13.20160095"},{"key":"9","unstructured":"[9] P. J. Restle, <i>et al.<\/i>: \u201cTiming uncertainty measurements on the Power5 microprocessor,\u201d 2004 IEEE International Solid-State Circuits Conference (2004) 354 (DOI: 10.1109\/ISSCC.2004.1332740)."},{"key":"10","unstructured":"[10] M. Alioto: \u201cUltra-low power design approaches for IoT,\u201d 2014 IEEE Hot Chips 26 Symposium (HCS) (2014) 1 (DOI: 10.1109\/HOTCHIPS.2014.7478801)."},{"key":"11","unstructured":"[11] M.-H. Hsieh, <i>et al.<\/i>: \u201cA 6.7 MHz to 1.24 GHz fast-locking all-digital DLL using phase-tracing delay unit in 90 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 412 (DOI: 10.1109\/JSSC.2015.2494603)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] B. Zhai, <i>et al.<\/i>: \u201cThe limit of dynamic voltage scaling and insomniac dynamic voltage scaling,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 1239 (DOI: 10.1109\/TVLSI.2005.859588).","DOI":"10.1109\/TVLSI.2005.859588"},{"key":"13","unstructured":"[13] P. Rathnala, <i>et al.<\/i>: \u201cAn efficient adaptive voltage scaling using delay monitor unit,\u201d 2015 11th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) (2015) 109 (DOI: 10.1109\/PRIME.2015.7251346)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] K. A. Bowman, <i>et al.<\/i>: \u201cA 45 nm resilient microprocessor core for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 194 (DOI: 10.1109\/JSSC.2010.2089657).","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] N. P. Aryan, <i>et al.<\/i>: \u201cComparison of in-situ delay monitors for use in adaptive voltage scaling,\u201d Adv. Radio Sci. <b>10<\/b> (2012) 215 (DOI: 10.5194\/ars-10-215-2012).","DOI":"10.5194\/ars-10-215-2012"},{"key":"16","unstructured":"[16] D. Hand, <i>et al.<\/i>: \u201cBlade\u2014A timing violation resilient asynchronous template,\u201d 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems (2015) 21 (DOI: 10.1109\/ASYNC.2015.13)."},{"key":"17","unstructured":"[17] W. Lee, <i>et al.<\/i>: \u201cPath based timing validation for timed asynchronous design,\u201d 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (2016) 511 (DOI: 10.1109\/VLSID.2016.111)."},{"key":"18","unstructured":"[18] J. Liu, <i>et al.<\/i>: \u201cSoft MOUSETRAP: A bundled-data asynchronous pipeline scheme tolerant to random variations at ultra-low supply voltages,\u201d 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems (2013) 1 (DOI: 10.1109\/ASYNC.2013.29)."},{"key":"19","unstructured":"[19] C. P. Sotiriou and L. Lavagno, \u201cDe-synchronization: Asynchronous circuits from synchronous specifications,\u201d IEEE International [Systems-on-Chip] SOC Conference, 2003. Proc. (2003) 165 (DOI: 10.1109\/SOC.2003.1241485)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] R. N. Tadros, <i>et al.<\/i>: \u201cUltra-low power pass-transistor-logic-based delay line design for sub-threshold applications,\u201d Electron. Lett. <b>52<\/b> (2016) 1910 (DOI: 10.1049\/el.2016.3240).","DOI":"10.1049\/el.2016.3240"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Ghosh, <i>et al.<\/i>: \u201cCRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>26<\/b> (2007) 1947 (DOI: 10.1109\/TCAD.2007.896305).","DOI":"10.1109\/TCAD.2007.896305"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Eireiner, <i>et al.<\/i>: \u201cIn-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1583 (DOI: 10.1109\/JSSC.2007.896695).","DOI":"10.1109\/JSSC.2007.896695"},{"key":"23","unstructured":"[23] S. Akui, <i>et al.<\/i>: \u201cA distributed critical-path timing monitor for a 65 nm high-performance microprocessor,\u201d 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (2007) 2 (DOI: 10.1109\/ISSCC.2007.373462)."},{"key":"24","unstructured":"[24] J. Tschanz, <i>et al.<\/i>: \u201cTunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\u201d 2009 Symposium on VLSI Circuits. IEEE (2009)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] Y. Ikenaga, <i>et al.<\/i>: \u201cA 27% active-power-reduced 40-nm CMOS multimedia SoC with adaptive voltage scaling using distributed universal delay lines,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 832 (DOI: 10.1109\/JSSC.2012.2185340).","DOI":"10.1109\/JSSC.2012.2185340"},{"key":"26","unstructured":"[26] R. Franch, <i>et al.<\/i>: \u201cOn-chip timing uncertainty measurements on IBM microprocessors,\u201d Int. Test Conf. (2007) 7 (DOI: 10.1109\/TEST.2007.4437560)."},{"key":"27","unstructured":"[27] C. Metra, <i>et al.<\/i>: \u201cOn-line detection of logic errors due to crosstalk, delay, and transient faults,\u201d Proc. International Test Conference 1998 (1998) 524 (DOI: 10.1109\/TEST.1998.743195)."},{"key":"28","unstructured":"[28] R. N. Tadros, <i>et al.<\/i>: \u201cAnalysis and design of delay lines for dynamic voltage scaling applications,\u201d 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2016) 11 (DOI: 10.1109\/ASYNC.2016.16)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] M. Elgebaly and M. Sachdev: \u201cVariation-aware adaptive voltage scaling system,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 560 (DOI: 10.1109\/TVLSI.2007.896909).","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] B. Amrutur, <i>et al.<\/i>: \u201cAdaptative techniques to reduce power in digital circuits,\u201d J. Low Power Electron. Appl. <b>1<\/b> (2011) 261 (DOI: 10.3390\/jlpea1020261).","DOI":"10.3390\/jlpea1020261"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/15\/16_16.20190366\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T03:17:53Z","timestamp":1565407073000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/15\/16_16.20190366\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190366","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}