{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:13:14Z","timestamp":1648822394487},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190407","type":"journal-article","created":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T18:02:57Z","timestamp":1564941777000},"page":"20190407-20190407","source":"Crossref","is-referenced-by-count":0,"title":["Physical mechanism study of N-well doping effects on the single-event transient characteristic of PMOS"],"prefix":"10.1587","volume":"16","author":[{"given":"Qiang","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"},{"name":"School of Computer and Information, Fuyang Normal University"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Changyong","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Benedetto, <i>et al.<\/i>: \u201cHeavy ion-induced digital single-event transients in deep submicron processes,\u201d IEEE Trans. Nucl. Sci. <b>51<\/b> (2004) 3480 (DOI: 10.1109\/TNS.2004.839173).","DOI":"10.1109\/TNS.2004.839173"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] H. L. Hughes and J. M. Benedetto: \u201cRadiation effects and hardening of MOS technology: Devices and circuits,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 500 (DOI: 10.1109\/TNS.2003.812928).","DOI":"10.1109\/TNS.2003.812928"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y. Bentoutou: \u201cA real time EDAC system for applications onboard earth observation small satellites,\u201d IEEE Trans. Aerosp. Electron. Syst. <b>48<\/b> (2012) 648 (DOI: 10.1109\/TAES.2012.6129661).","DOI":"10.1109\/TAES.2012.6129661"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] O. A. Amusan, <i>et al.<\/i>: \u201cDesign techniques to reduce SET pulse widths in deep-submicron combinational logic,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 2060 (DOI: 10.1109\/TNS.2007.907754).","DOI":"10.1109\/TNS.2007.907754"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. Y. Liu, <i>et al.<\/i>: \u201cA dual-output hardening design of inverter chain for P-hit single-event transient pulse elimination,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180604 (DOI: 10.1587\/elex.15.20180604).","DOI":"10.1587\/elex.15.20180604"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. R. Qin, <i>et al.<\/i>: \u201cSimulation study of the single-event effects sensitivity in nanoscale CMOS for body-biasing circuits,\u201d IEEE Trans. Nucl. Sci. <b>14<\/b> (2014) 639 (DOI: 10.1109\/TDMR.2014.2308592).","DOI":"10.1109\/TDMR.2014.2308592"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] V. Ferlet-Cavrois, <i>et al.<\/i>: \u201cSingle event transients in digital CMOS-A review,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 1767 (DOI: 10.1109\/TNS.2013.2255624).","DOI":"10.1109\/TNS.2013.2255624"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Z. Liu, <i>et al.<\/i>: \u201cParasitic bipolar amplification in single event transient and its temperature dependence,\u201d Chin. Phys. B <b>21<\/b> (2012) 099401 (DOI: 10.1111\/j.1574-6968.1990.tb04121.x).","DOI":"10.1111\/j.1574-6968.1990.tb04121.x"},{"key":"9","unstructured":"[9] P. E. Dodd and L. W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129)."},{"key":"10","unstructured":"[10] N. M. Atkinson: \u201cSingle-event characterization of a 90-nm bulk CMOS digital cell library,\u201d M.S Dissertation, University of Vanderbilt, Nashville Tennessee (2010)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] N. J. Gaspard, III: \u201cImpact of well structure on single event well potential modulation in bulk CMOS,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2614 (DOI: 10.1109\/TNS.2011.2171366).","DOI":"10.1109\/TNS.2011.2171366"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] I. Chatterjee, <i>et al.<\/i>: \u201cSingle-event charge collection and upset in 40-nm dual- and triple-well bulk CMOS SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2761 (DOI: 10.1109\/TNS.2011.2172817).","DOI":"10.1109\/TNS.2011.2172817"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J. J. Chen, <i>et al.<\/i>: \u201cCharacterization of the effect of pulse quenching on single event transients in 65-nm twin well and triple well CMOS technologies,\u201d IEEE Trans. Device Mater. Rel. <b>18<\/b> (2018) 12 (DOI: 10.1109\/TDMR.2018.2797074).","DOI":"10.1109\/TDMR.2018.2797074"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] D. W. Li, <i>et al.<\/i>: \u201cThe temperature dependence of single-event transient in 90-nm CMOS dual-well and triple-well NMOSFETs,\u201d Chin. Phys. B <b>22<\/b> (2013) 029401 (DOI: 10.1088\/1674-1056\/22\/2\/029401).","DOI":"10.1088\/1674-1056\/22\/2\/029401"},{"key":"15","unstructured":"[15] R. M. Chen, <i>et al.<\/i>: \u201cEffects of temperature and supply voltage on SEU- and SET-induced errors in bulk 40-nm sequential circuits,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 2122 (DOI: 10.1109\/TNS.2017.2647749)."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] H. F. Zhang, <i>et al.<\/i>: \u201cEffects of threshold voltage varizations on single event upset response of sequential circuits at advanced technology nodes,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 457 (DOI: 10.1109\/TNS.2016.2637873).","DOI":"10.1109\/TNS.2016.2637873"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J. S. Kauppila, <i>et al.<\/i>: \u201cSingle event upset characterization across temperature and supply voltage for a 20-nm bulk planar CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 2613 (DOI: 10.1109\/TNS.2015.2493886).","DOI":"10.1109\/TNS.2015.2493886"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] C. H. Qi, <i>et al.<\/i>: \u201cA highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 388 (DOI: 10.1109\/TDMR.2016.2593590).","DOI":"10.1109\/TDMR.2016.2593590"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] A. B. Yan, <i>et al.<\/i>: \u201cDouble-node-upset-resilient latch design for nanoscale CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1978 (DOI: 10.1109\/TVLSI.2017.2655079).","DOI":"10.1109\/TVLSI.2017.2655079"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Y. Peng, <i>et al.<\/i>: \u201cRadiation-hardened 14T SRAM bitcell with speed and power optimized for space application,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2019) 407 (DOI: 10.1109\/TVLSI.2018.2879341).","DOI":"10.1109\/TVLSI.2018.2879341"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] P. Huang, <i>et al.<\/i>: \u201cThe separation measurement of P-hit and N-hit charge sharing with an \u201cS-Like\u201d: Inverter chains test structure,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 1029 (DOI: 10.1109\/TNS.2017.2677904).","DOI":"10.1109\/TNS.2017.2677904"},{"key":"22","unstructured":"[22] Z. Zhang, <i>et al.<\/i>: \u201cCharacterization of single event transient effects fabricated in triple well CMOS process,\u201d IEEE Int. Conf. Solid &amp; Integr. Circuits. Tech. Papers (2016) 450 (DOI: 10.1109\/ICSICT.2016.7998948)."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] Z. Y. Wu and S. M. Chen: \u201cNMOS transistor location adjustment for N-hit single event transient mitigation in 65-nm CMOS bulk technology,\u201d IEEE Trans. Nucl. Sci. <b>65<\/b> (2018) 418 (DOI: 10.1109\/TNS.2017.2783935).","DOI":"10.1109\/TNS.2017.2783935"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] Y. K. Du and S. M. Chen: \u201cA novel layout-based single event transient injection approach to evaluate the soft error rate of large combinational circuits in complimentary metal-oxide-semiconductor bulk technology,\u201d IEEE Trans. Rel. <b>65<\/b> (2016) 248 (DOI: 10.1109\/TR.2015.2427372).","DOI":"10.1109\/TR.2015.2427372"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] R. M. Chen, <i>et al.<\/i>: \u201cSingle event multiple transients in conventional and guard-ring hardened inverter chains under pulsed laser and heavy-ion irradiation,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 2511 (DOI: 10.1109\/TNS.2017.2738646).","DOI":"10.1109\/TNS.2017.2738646"},{"key":"26","unstructured":"[26] N. J. Gaspard: \u201cSingle-event upset technology scaling trends of unhardened and hardened flip-flops in bulk CMOS,\u201d Ph.D Dissertation, University of Vanderbilt, Nashville Tennessee (2017)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J. J. Chen, <i>et al.<\/i>: \u201cNovel layout technique for single-event transient mitigation using dummy transistor,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2012) 177 (DOI: 10.1109\/TDMR.2012.2227261).","DOI":"10.1109\/TDMR.2012.2227261"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] L. D. Xu, <i>et al.<\/i>: \u201cImproved single event transient hardness in tunnel-diode body-contact SOI NMOS,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 2669 (DOI: 10.1109\/TNS.2017.2749642).","DOI":"10.1109\/TNS.2017.2749642"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] I. K. Samsel, <i>et al.<\/i>: \u201cCharge collection mechanisms of Ge-channel bulk pMOSFETs,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 2725 (DOI: 10.1109\/TNS.2015.2489020).","DOI":"10.1109\/TNS.2015.2489020"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] O. A. Amusan, <i>et al.<\/i>: \u201cCharge collection and charge sharing in a 130 nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3253 (DOI: 10.1109\/TNS.2006.884788).","DOI":"10.1109\/TNS.2006.884788"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] Z. E. Fleetwood, <i>et al.<\/i>: \u201cUsing TCAD modeling to compare heavy-ion and laser-induced single event transients in SiGe HBTs,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 398 (DOI: 10.1109\/TNS.2016.2637322).","DOI":"10.1109\/TNS.2016.2637322"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/17\/16_16.20190407\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,13]],"date-time":"2019-09-13T23:25:37Z","timestamp":1568417137000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/17\/16_16.20190407\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190407","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}