{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T23:26:35Z","timestamp":1719617195061},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190431","type":"journal-article","created":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T22:03:03Z","timestamp":1564956183000},"page":"20190431-20190431","source":"Crossref","is-referenced-by-count":2,"title":["Holistic hardware Trojan design of trigger and payload at gate level with rare switching signals eliminated"],"prefix":"10.1587","volume":"16","author":[{"given":"Kai","family":"Huang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"He","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Adee: \u201cThe hunt for the kill switch,\u201d IEEE Spectr. <b>45<\/b> (2008) 34 (DOI: 10.1109\/MSPEC.2008.4505310).","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"2","unstructured":"[2] S. Skorobogatov and C. Woods: \u201cBreakthrough silicon scanning discovers backdoor in military chip,\u201d Proc. of the 14th International Conference on Cryptographic Hardware and Embedded Systems (CHES\u201912) (2012) 23 (DOI: 10.1007\/978-3-642-33027-8_2)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Tehranipoor and F. Koushanfar: \u201cA survey of hardware Trojan taxonomy and detection,\u201d IEEE Des. Test Comput. <b>27<\/b> (2010) 10 (DOI: 10.1109\/MDT.2010.7).","DOI":"10.1109\/MDT.2010.7"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Bhunia, <i>et al.<\/i>: \u201cHardware Trojan attacks: Threat analysis and countermeasures,\u201d Proc. IEEE <b>102<\/b> (2014) 1229 (DOI: 10.1109\/JPROC.2014.2334493).","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"5","unstructured":"[5] R. Karri, <i>et al.<\/i>: \u201cTrojan taxonomy,\u201d in <i>Introduction to Hardware Security and Trust<\/i>, eds. M. Tehranipoor and C. Wang (Springer, New York, 2012)."},{"key":"6","unstructured":"[6] H. Salmani, <i>et al.<\/i>: \u201cOn design vulnerability analysis and trust benchmarks development,\u201d IEEE 31st International Conference on Computer Design (ICCD) (2013) 471 (DOI: 10.1109\/ICCD.2013.6657085)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] B. Shakya, <i>et al.<\/i>: \u201cBenchmarking of hardware Trojans and maliciously affected circuits,\u201d J. Hardware and Systems Security <b>1<\/b> (2017) 85 (DOI: 10.1007\/s41635-017-0001-6).","DOI":"10.1007\/s41635-017-0001-6"},{"key":"8","unstructured":"[8] S. K. Haider, <i>et al.<\/i>: \u201cAdvancing the state-of-the-art in hardware Trojans design,\u201d IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) (2017) 823 (DOI: 10.1109\/MWSCAS.2017.8053050)."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Cruz, <i>et al.<\/i>: \u201cAn automated configurable Trojan insertion framework for dynamic trust benchmarks,\u201d Design, Automation Test in Europe Conference Exhibition (DATE) (2018) 1598.","DOI":"10.23919\/DATE.2018.8342270"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] H. Salmani and M. Tehranipoor: \u201cLayout-aware switching activity localization to enhance hardware Trojan detection,\u201d IEEE Trans. Inf. Forensics Security <b>7<\/b> (2012) 76 (DOI: 10.1109\/TIFS.2011.2164908).","DOI":"10.1109\/TIFS.2011.2164908"},{"key":"11","unstructured":"[11] K. Yang, <i>et al.<\/i>: \u201cA2: Analog malicious hardware,\u201d IEEE Symposium on Security and Privacy (SP) (2016) 18 (DOI: 10.1109\/SP.2016.10)."},{"key":"12","unstructured":"[12] J. Zhang and Q. Xu: \u201cOn hardware Trojan design and implementation at register-transfer level,\u201d IEEE International Symposium on Hardware-Oriented Security and Trust (HOST) (2013) 107 (DOI: 10.1109\/HST.2013.6581574)."},{"key":"13","unstructured":"[13] C. Sturton, <i>et al.<\/i>: \u201cDefeating UCI: Building stealthy and malicious hardware,\u201d IEEE Symposium on Security and Privacy (2011) 64 (DOI: 10.1109\/SP.2011.32)."},{"key":"14","unstructured":"[14] J. Zhang, <i>et al.<\/i>: \u201cDeTrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware Trojans,\u201d Proc. of the 2014 ACM SIGSAC Conference on Computer and Communications Security (CCS \u201914) (2014) 153 (DOI: 10.1145\/2660267.2660289)."},{"key":"15","unstructured":"[15] W. Hu, <i>et al.<\/i>: \u201cWhy you should care about don\u2019t cares: Exploiting internal don\u2019t care conditions for hardware Trojans,\u201d 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2017) 707 (DOI: 10.1109\/ICCAD.2017.8203846)."},{"key":"16","unstructured":"[16] Trust-HUB: http:\/\/www.trust-hub.org\/benchmarks\/Trojan."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] H. Salmani: \u201cCOTD: Reference-free hardware Trojan detection and recovery based on controllability and observability in gate-level netlist,\u201d IEEE Trans. Inf. Forensics Security <b>12<\/b> (2017) 338 (DOI: 10.1109\/TIFS.2016.2613842).","DOI":"10.1109\/TIFS.2016.2613842"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] X. Xie, <i>et al.<\/i>: \u201cHardware Trojans classification based on controllability and observability in gate-level netlist,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170682 (DOI: 10.1587\/elex.14.20170682).","DOI":"10.1587\/elex.14.20170682"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Zou, <i>et al.<\/i>: \u201cPotential trigger detection for hardware Trojans,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2018) 1384 (DOI: 10.1109\/TCAD.2017.2753201).","DOI":"10.1109\/TCAD.2017.2753201"},{"key":"20","unstructured":"[20] A. Waksman, <i>et al.<\/i>: \u201cFANCI: Identification of stealthy malicious logic using Boolean functional analysis,\u201d Proc. of the 2013 ACM SIGSAC Conference on Computer and Communications Security (CCS \u201913) (2013) 697 (DOI: 10.1145\/2508859.2516654)."},{"key":"21","unstructured":"[21] M. Hicks, <i>et al.<\/i>: \u201cOvercoming an untrusted computing base: Detecting and removing malicious hardware automatically,\u201d IEEE Symposium on Security and Privacy (2010) 159 (DOI: 10.1109\/SP.2010.18)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] J. Zhang, <i>et al.<\/i>: \u201cVeriTrust: Verification for hardware trust,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>34<\/b> (2015) 7 (DOI: 10.1109\/TCAD.2015.2422836).","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"23","unstructured":"[23] R. S. Chakraborty, <i>et al.<\/i>: \u201cMERO: A statistical approach for hardware Trojan detection,\u201d Proc. of the 11th International Workshop on Cryptographic Hardware and Embedded Systems (CHES \u201909) (2009) 396 (DOI: 10.1007\/978-3-642-04138-9_28)."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] Y. Huang, <i>et al.<\/i>: \u201cScalable test generation for Trojan detection using side channel analysis,\u201d IEEE Trans. Inf. Forensics Security <b>13<\/b> (2018) 2746 (DOI: 10.1109\/TIFS.2018.2833059).","DOI":"10.1109\/TIFS.2018.2833059"},{"key":"25","unstructured":"[25] S. Saha, <i>et al.<\/i>: \u201cImproved test pattern generation for hardware Trojan detection using genetic algorithm and Boolean satisfiability,\u201d International Workshop on Cryptographic Hardware and Embedded Systems (2015) 577 (DOI: 10.1007\/978-3-662-48324-4_29)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] L. T. Wang, <i>et al.<\/i>: in <i>VLSI Test Principles and Architectures: Design for Testability<\/i>, ed. L. T. Wang, <i>et al.<\/i> (San Francisco, CA, USA, 2006) 40.","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"27","unstructured":"[27] S. Yao, <i>et al.<\/i>: \u201cFASTrust: Feature analysis for third-party IP trust verification,\u201d IEEE International Test Conference (ITC) (2015) 1 (DOI: 10.1109\/TEST.2015.7342417)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] X. Chen, <i>et al.<\/i>: \u201cHardware Trojan detection in third-party digital intellectual property cores by multilevel feature analysis,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2018) 1370 (DOI: 10.1109\/TCAD.2017.2748021).","DOI":"10.1109\/TCAD.2017.2748021"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] M. Oya, <i>et al.<\/i>: \u201cA hardware-Trojans identifying method based on Trojan net scoring at gate-level netlists,\u201d IEICE Trans. Fundamentals <b>E98-A<\/b> (2015) 2537 (DOI: 10.1587\/transfun.E98.A.2537).","DOI":"10.1587\/transfun.E98.A.2537"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] M. Oya, <i>et al.<\/i>: \u201cHardware-Trojans rank: Quantitative evaluation of security threats at gate-level netlists by pattern matching,\u201d IEICE Trans. Fundamentals <b>E99-A<\/b> (2016) 2335 (DOI: 10.1587\/transfun.E99.A.2335).","DOI":"10.1587\/transfun.E99.A.2335"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/17\/16_16.20190431\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T03:25:39Z","timestamp":1568431539000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/17\/16_16.20190431\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190431","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}