{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T07:57:44Z","timestamp":1648627064965},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190458","type":"journal-article","created":{"date-parts":[[2019,8,29]],"date-time":"2019-08-29T18:03:58Z","timestamp":1567101838000},"page":"20190458-20190458","source":"Crossref","is-referenced-by-count":1,"title":["Layout optimization methodology for ring-based on-chip optical network"],"prefix":"10.1587","volume":"16","author":[{"given":"Kang","family":"Wang","sequence":"first","affiliation":[{"name":"School of Telecommunications Engineering, Xidian University"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}]},{"given":"Yue","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Telecommunications Engineering, Xidian University"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Telecommunications Engineering, Xidian University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] A. Gazman, <i>et al.<\/i>: \u201cSoftware-defined control-plane for wavelength selective unicast and multicast of optical data in a silicon photonic platform,\u201d Opt. Express <b>25<\/b> (2017) 232 (DOI: 10.1364\/OE.25.000232).","DOI":"10.1364\/OE.25.000232"},{"key":"2","unstructured":"[2] W. J. Dally, <i>et al.<\/i>: <i>Principles and Practices of Interconnection Networks<\/i> (Morgan Kaufmann, 2004) 89."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Wentzlaff, <i>et al.<\/i>: \u201cOn-chip interconnection architecture of the tile processor,\u201d IEEE Micro <b>27<\/b> (2007) 15 (DOI: 10.1109\/MM.2007.4378780).","DOI":"10.1109\/MM.2007.4378780"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Postman, <i>et al.<\/i>: \u201cSWIFT: A low-power network-on-chip implementing the token flow control router architecture with swing-reduced interconnects,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 1432 (DOI: 10.1109\/TVLSI.2012.2211904).","DOI":"10.1109\/TVLSI.2012.2211904"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Bayar and A. Yurdakul: \u201cPFMAP: Exploitation of particle filters for network-on-chip mapping,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2116 (DOI: 10.1109\/TVLSI.2014.2360791).","DOI":"10.1109\/TVLSI.2014.2360791"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. K. Sahu, <i>et al.<\/i>: \u201cApplication mapping onto mesh-based network-on-chip using discrete particle swarm optimization,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 300 (DOI: 10.1109\/TVLSI.2013.2240708).","DOI":"10.1109\/TVLSI.2013.2240708"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Xie, <i>et al.<\/i>: \u201cFormal worst-case analysis of crosstalk noise in mesh-based optical networks-on-chip,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 1823 (DOI: 10.1109\/TVLSI.2012.2220573).","DOI":"10.1109\/TVLSI.2012.2220573"},{"key":"8","unstructured":"[8] H. Lu, <i>et al.<\/i>: \u201cShuttleNoC: Boosting on-chip communication efficiency by enabling localized power adaptation,\u201d ASIA S PACIF DES AUT (2015) 142 (DOI: 10.1109\/ASPDAC.2015.7058995)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] G. Oxman and S. Weiss: \u201cAn NoC simulator that supports deflection routing, GPU\/CPU integration, and co-simulation,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>35<\/b> (2016) 1667 (DOI: 10.1109\/TCAD.2016.2527698).","DOI":"10.1109\/TCAD.2016.2527698"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Liu, <i>et al.<\/i>: \u201cIMR: High-performance low-cost multi-ring NoCs,\u201d IEEE Trans. Parallel Distrib. Syst. <b>27<\/b> (2016) 1700 (DOI: 10.1109\/TPDS.2015.2465905).","DOI":"10.1109\/TPDS.2015.2465905"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] E. Fusella and A. Cilardo: \u201cH<sup>2<\/sup>ONoC: A hybrid optical\u2013electronic NoC based on hybrid topology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 330 (DOI: 10.1109\/TVLSI.2016.2581486).","DOI":"10.1109\/TVLSI.2016.2581486"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. O. Balkan, <i>et al.<\/i>: \u201cMesh-of-trees and alternative interconnection networks for single-chip parallelism,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 1419 (DOI: 10.1109\/TVLSI.2008.2003999).","DOI":"10.1109\/TVLSI.2008.2003999"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Das, <i>et al.<\/i>: \u201cDesign-space exploration and optimization of an energy-efficient and reliable 3-D small-world network-on-chip,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>36<\/b> (2017) 719 (DOI: 10.1109\/TCAD.2016.2604288).","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Li, <i>et al.<\/i>: \u201cALPHA: A hybrid topology for memory-centric network,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20181108 (DOI: 10.1587\/elex.16.20181108).","DOI":"10.1587\/elex.16.20181108"},{"key":"15","unstructured":"[15] J. M. Pavia: \u201cDesign and implementation of a fat tree network on chip,\u201d Master thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm (2004)."},{"key":"16","unstructured":"[16] M. Briere, <i>et al.<\/i>: \u201cSystem level assessment of an optical NoC in an MPSoC platform,\u201d DES AUT TEST EUROPE (2007) 1 (DOI: 10.1109\/DATE.2007.364438)."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] G. Passas, <i>et al.<\/i>: \u201cThe combined input-output queued crossbar architecture for high-radix on-chip switches,\u201d IEEE Micro <b>35<\/b> (2015) 38 (DOI: 10.1109\/MM.2014.56).","DOI":"10.1109\/MM.2014.56"},{"key":"18","unstructured":"[18] E. F. Anderson, <i>et al.<\/i>: \u201cReconfigurable silicon photonic platform for memory scalability and disaggregation,\u201d Opt. Fiber Commun. (2018) Tu3F\u20133 (DOI: 10.1364\/OFC.2018.Tu3F.3)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] K. Wang, <i>et al.<\/i>: \u201cOn the design of a 3D optical interconnected memory system,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140664 (DOI: 10.1587\/elex.11.20140664).","DOI":"10.1587\/elex.11.20140664"},{"key":"20","unstructured":"[20] D. Ding, <i>et al.<\/i>: \u201cGLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing,\u201d ASIA S PACIF DES AUT (2012) 621 (DOI: 10.1109\/ASPDAC.2012.6165031)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] M. Jun, <i>et al.<\/i>: \u201cPartial connection-aware topology synthesis for on-chip cascaded crossbar network,\u201d IEEE Trans. Comput. <b>61<\/b> (2012) 73 (DOI: 10.1109\/TC.2010.211).","DOI":"10.1109\/TC.2010.211"},{"key":"22","unstructured":"[22] C. Chen, <i>et al.<\/i>: \u201cSharing and placement of on-chip laser sources in silicon-photonic NoCs,\u201d 2014 Eighth IEEE\/ACM Int. Symp. on Networks-on-Chip (2014) 88 (DOI: 10.1109\/NOCS.2014.7008766)."},{"key":"23","unstructured":"[23] A. K. Coskun, <i>et al.<\/i>: \u201cCross-layer floorplan optimization for silicon photonic NoCs in many-core systems,\u201d DES AUT TEST EUROPE (2016) 1309 (DOI: 10.3850\/9783981537079_0671)."},{"key":"24","unstructured":"[24] G. Kurian, <i>et al.<\/i>: \u201cATAC: A 1000-core cache-coherent processor with on-chip optical network,\u201d Int. Conf. on Parallel Archit. and Compilation Tech. (2010) 477 (DOI: 10.1145\/1854273.1854332)."},{"key":"25","unstructured":"[25] W.-C. Kwon and L.-S. Pehy: \u201cA universal ordered NoC design platform for shared-memory MPSoC,\u201d ICCAD-IEEE ACM INT (2015) 697 (DOI: 10.1109\/ICCAD.2015.7372638)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] M. G. Alonso and J. Flich: \u201cPROSA: Protocol-driven network on chip architecture,\u201d IEEE Trans. Parallel Distrib. Syst. <b>29<\/b> (2017) 1560 (DOI: 10.1109\/TPDS.2017.2784422).","DOI":"10.1109\/TPDS.2017.2784422"},{"key":"27","unstructured":"[27] G. Hendry, <i>et al.<\/i>: \u201cVANDAL: A tool for the design specification of nanophotonic networks,\u201d DES AUT TEST EUROPE (2011) 1 (DOI: 10.1109\/DATE.2011.5763133)."},{"key":"28","unstructured":"[28] A. Boos, <i>et al.<\/i>: \u201cPROTON: An automatic place-and-route tool for optical networks-on-chip,\u201d ICCAD-IEEE ACM INT (2013) 138 (DOI: 10.1109\/ICCAD.2013.6691109)."},{"key":"29","unstructured":"[29] H. Zhou, <i>et al.<\/i>: \u201cAn information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring,\u201d DES AUT CON (2012) 642 (DOI: 10.1145\/2228360.2228476)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] Z. Wang, <i>et al.<\/i>: \u201cFloorplan optimization of fat-tree-based networks-on-chip for chip multiprocessors,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 1446 (DOI: 10.1109\/TC.2012.295).","DOI":"10.1109\/TC.2012.295"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/20\/16_16.20190458\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,25]],"date-time":"2019-10-25T23:27:12Z","timestamp":1572046032000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/20\/16_16.20190458\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190458","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}