{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T15:24:23Z","timestamp":1649085863363},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190601","type":"journal-article","created":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T18:03:34Z","timestamp":1571249014000},"page":"20190601-20190601","source":"Crossref","is-referenced-by-count":1,"title":["Eye-open monitor using two-dimensional counter value profile"],"prefix":"10.1587","volume":"16","author":[{"given":"Kyung-Sub","family":"Son","sequence":"first","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Hwan","family":"Moon","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghun","family":"Baek","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Namyong","family":"Kim","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taek-Joon","family":"An","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Ku","family":"Kang","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] F. Zhong, <i>et al.<\/i>: \u201cA 1.0625\u223c14.025 Gb\/s multi-media transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 3126 (DOI: 10.1109\/JSSC.2011.2168871).","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] V. Balan, <i>et al.<\/i>: \u201cA 15\u201322 Gbps serial link in 28 nm CMOS with direct DFE,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 3104 (DOI: 10.1109\/JSSC.2014.2349992).","DOI":"10.1109\/JSSC.2014.2349992"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. Payne, <i>et al.<\/i>: \u201cA 6.25-Gb\/s binary transceiver in 0.13-\u00b5m CMOS for serial data transmission across high loss legacy backplane channels,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2646 (DOI: 10.1109\/JSSC.2005.856583).","DOI":"10.1109\/JSSC.2005.856583"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Savoj, <i>et al.<\/i>: \u201cA low-power 0.5\u20136.6 Gb\/s wireline transceiver embedded in low-cost 28 nm FPGAs,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2582 (DOI: 10.1109\/JSSC.2013.2274824).","DOI":"10.1109\/JSSC.2013.2274824"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] E.-H. Chen, <i>et al.<\/i>: \u201cNear-optimal equalizer and timing adaptation for I\/O links using a BER-based metric,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2144 (DOI: 10.1109\/JSSC.2008.2001871).","DOI":"10.1109\/JSSC.2008.2001871"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Son, <i>et al.<\/i>: \u201cA 2.3-mW, 5-Gb\/s low-power decision-feedback equalizer receiver front-end and its two-step, minimum bit-error-rate adaptation algorithm,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2693 (DOI: 10.1109\/JSSC.2013.2274904).","DOI":"10.1109\/JSSC.2013.2274904"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] C.-K. Seong, <i>et al.<\/i>: \u201cA 10-Gb\/s adaptive look-ahead decision feedback equalizer with an eye-opening monitor,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>59<\/b> (2012) 209 (DOI: 10.1109\/TCSII.2012.2186366).","DOI":"10.1109\/TCSII.2012.2186366"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] F. Gerfers, <i>et al.<\/i>: \u201cA 0.2\u20132 Gb\/s 6x OSR receiver using a digitally self-adaptive equalizer,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1436 (DOI: 10.1109\/JSSC.2008.922716).","DOI":"10.1109\/JSSC.2008.922716"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] B. Analui, <i>et al.<\/i>: \u201cA 10-Gb\/s two-dimensional eye-opening monitor in 0.13-\u00b5m standard CMOS,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2689 (DOI: 10.1109\/JSSC.2005.856576).","DOI":"10.1109\/JSSC.2005.856576"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] H. Noguchi, <i>et al.<\/i>: \u201cA 40-Gb\/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2929 (DOI: 10.1109\/JSSC.2008.2006227).","DOI":"10.1109\/JSSC.2008.2006227"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] H. Won, <i>et al.<\/i>: \u201cA 28-Gb\/s receiver with self-contained adaptive equalization and sampling point control using stochastic sigma-tracking eye-opening monitor,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 664 (DOI: 10.1109\/TCSI.2016.2614349).","DOI":"10.1109\/TCSI.2016.2614349"},{"key":"12","unstructured":"[12] J. F. Bulzacchelli, <i>et al.<\/i>: \u201cA 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver 90-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2885 (DOI: 10.1109\/JSSC.2006.884342)."},{"key":"13","unstructured":"[13] R. Payne, <i>et al.<\/i>: \u201cA 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver 90-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 12 (DOI: 10.1109\/JSCC.2005.856583)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. L. J. Gierkink: \u201cLow-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2967 (DOI: 10.1109\/JSSC.2008.2006225).","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] G. Balamurugan, <i>et al.<\/i>: \u201cA scalable 5\u201315 Gbps, 14\u201375 mW low-power I\/O transceiver in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1010 (DOI: 10.1109\/JSSC.2008.917522).","DOI":"10.1109\/JSSC.2008.917522"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Kaviani, <i>et al.<\/i>: \u201cA tri-modal 20-Gbps\/link differential\/DDR3\/GDDR5 memory interface,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 926 (DOI: 10.1109\/JSSC.2012.2185370).","DOI":"10.1109\/JSSC.2012.2185370"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J. T. Stonick, <i>et al.<\/i>: \u201cAn adaptive PAM-4 5-Gb\/s backplane transceiver in 0.25-\u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 436 (DOI: 10.1109\/JSSC.2002.808282).","DOI":"10.1109\/JSSC.2002.808282"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. L. Zerbe, <i>et al.<\/i>: \u201cEqualization and clock recovery for a 2.5\u201310-Gb\/s 2-PAM\/4-PAM backplane transceiver cell,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 2121 (DOI: 10.1109\/JSSC.2003.818572).","DOI":"10.1109\/JSSC.2003.818572"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Hidaka, <i>et al.<\/i>: \u201cA 4-channel 1.25\u201310.3 Gb\/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3547 (DOI: 10.1109\/JSSC.2009.2031021).","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J. G. Maneatis, <i>et al.<\/i>: \u201cLow-jitter process-independent DLL and PLL based on self-biased techniques,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1723 (DOI: 10.1109\/JSSC.1996.542317).","DOI":"10.1109\/JSSC.1996.542317"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] J. F. Buckwalter, <i>et al.<\/i>: \u201cAnalysis and equalization of data-dependent jitter,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 607 (DOI: 10.1109\/JSSC.2005.864119).","DOI":"10.1109\/JSSC.2005.864119"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] V. Stojanovic, <i>et al.<\/i>: \u201cAutonomous dual-mode (PAM2\/4) serial link transceiver with adaptive equalization and data recovery,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1012 (DOI: 10.1109\/JSSC.2004.842863).","DOI":"10.1109\/JSSC.2004.842863"},{"key":"23","unstructured":"[23] J. F. Bulzacchelli, <i>et al.<\/i>: \u201cA 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2885 (DOI: 10.1109\/JSSC.2006.884342)."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] S. Galal and B. Razavi: \u201cBroadband ESD protection circuits in 0.18-\/spl mu\/m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2389 (DOI: 10.1109\/JSSC.2004.835639).","DOI":"10.1109\/JSSC.2004.835639"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] K.-L. J. Wong, <i>et al.<\/i>: \u201cA 5-mW 6-Gb\/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 881 (DOI: 10.1109\/JSSC.2007.892189).","DOI":"10.1109\/JSSC.2007.892189"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] B. Kim, <i>et al.<\/i>: \u201cA 10-Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3526 (DOI: 10.1109\/JSSC.2009.2031015).","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] T. O. Dickson, <i>et al.<\/i>: \u201cA 12-Gb\/s 11-mW half-rate sampled 5-tap decision feedback equalizer with current-integrating summers in 45-nm SOI CMOS technology,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1298 (DOI: 10.1109\/JSSC.2009.2014733).","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] G. E. Zhang and M. M. Green: \u201cA 10 Gb\/s BiCMOS adaptive cable equalizer,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2132 (DOI: 10.1109\/JSSC.2005.857354).","DOI":"10.1109\/JSSC.2005.857354"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] Y. Kudoh, <i>et al.<\/i>: \u201cA 0.13-\u00b5m CMOS 5-Gb\/s 10 m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 741 (DOI: 10.1109\/JSSC.2003.810029).","DOI":"10.1109\/JSSC.2003.810029"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. Sewter and A. C. Carusone: \u201cA 3-tap FIR filter with cascaded distributed tap amplifiers for equalization up to 40 Gb\/s in 0.18-um CMOS,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1919 (DOI: 10.1109\/JSSC.2006.875293).","DOI":"10.1109\/JSSC.2006.875293"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/21\/16_16.20190601\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,15]],"date-time":"2019-11-15T22:24:28Z","timestamp":1573856668000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/21\/16_16.20190601\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190601","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}