{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T00:49:31Z","timestamp":1649119771442},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190610","type":"journal-article","created":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T17:04:17Z","timestamp":1574787857000},"page":"20190610-20190610","source":"Crossref","is-referenced-by-count":1,"title":["A SLM-based overlay architecture for fine-grained virtual FPGA"],"prefix":"10.1587","volume":"16","author":[{"given":"Theingi","family":"Myint","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Electrical Engineering, Kumamoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Electrical Engineering, Kumamoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Zhao","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Electrical Engineering, Kumamoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Najem, <i>et al.<\/i>: \u201cExtended overlay architectures for heterogeneous FPGA cluster management,\u201d J. Syst. Archit. <b>78<\/b> (2017) 1 (DOI: 10.1016\/j.sysarc.2017.06.001).","DOI":"10.1016\/j.sysarc.2017.06.001"},{"key":"2","unstructured":"[2] A. Brant and G. G. F. Lemieux: \u201cZUMA: An open FPGA overlay architecture,\u201d IEEE 20th International Symposium on FCCM (2012) INSPEC Accession Number: 12866207 (DOI: 10.1109\/FCCM.2012.25)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Amagasaki, <i>et al.<\/i>: \u201cSLM: A scalable logic module architecture with less configuration memory,\u201d IEICE Trans. Fundamentals <b>E99-A<\/b> (2016) 2500 (DOI: 10.1587\/transfun.E99.A.2500).","DOI":"10.1587\/transfun.E99.A.2500"},{"key":"4","unstructured":"[4] X. Li, <i>et al.<\/i>: \u201cArea-efficient FPGA overlay using DSP block based time-multiplexed functional units,\u201d 2nd International Workshop on OLAF (2016) (paper number: OLAF\/2016\/02)."},{"key":"5","unstructured":"[5] R. Rashid, <i>et al.<\/i>: \u201cComparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS,\u201d FPT (2014) (DOI: 10.1109\/FPT.2014.7082748)."},{"key":"6","unstructured":"[6] K. Ovtcharov, <i>et al.<\/i>: \u201cTILT: A multithreaded VLIW soft processor family,\u201d FPL (2013) 1 (DOI: 10.1109\/FPL.2013.6645553)."},{"key":"7","unstructured":"[7] H. Ng, <i>et al.<\/i>: \u201cA soft processor overlay with tightly-coupled FPGA accelerator,\u201d 2nd International Workshop on OLAF (2016) (paper number: OLAF\/2016\/07)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. Wang, <i>et al.<\/i>: \u201cCoarse-grained reconfigurable architecture with hierarchical context cache structure and management approach,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170090 (DOI: 10.1587\/elex.14.20170090).","DOI":"10.1587\/elex.14.20170090"},{"key":"9","unstructured":"[9] W. Wang, <i>et al.<\/i>: \u201cpvFPGA: Accessing an FPGA-based hardware accelerator in a paravirtualized environment,\u201d International Conference on CODES+ISSS (2013) 1 (DOI: 10.1109\/CODES-ISSS.2013.6658997)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. D. Dondo, <i>et al.<\/i>: \u201cDynamic objects: Supporting fast and easy run-time reconfiguration in (FPGAs),\u201d J. Syst. Archit. <b>59<\/b> (2013) 1 (DOI: 10.1016\/j.sysarc.2012.09.001).","DOI":"10.1016\/j.sysarc.2012.09.001"},{"key":"11","unstructured":"[11] S. Byma, <i>et al.<\/i>: \u201cFPGAs in the cloud: Booting virtualized hardware accelerators with Openstack,\u201d IEEE 22nd Annual International Symposium on FCCM (2014) 109 (DOI: 10.1109\/FCCM.2014.42)."},{"key":"12","unstructured":"[12] M. Feilen, <i>et al.<\/i>: \u201cEfficient DVB-T2 decoding accelerator design by time-multiplexing FPGA resources,\u201d 22nd International Conference on FPL (2012) 75 (DOI: 10.1109\/FPL.2012.6339244)."},{"key":"13","unstructured":"[13] B. Ronak and S. A. Fahmy: \u201cImproved resource sharing for FPGA DSP blocks,\u201d 26th International Conference on FPL (2016) 1 (DOI: 10.1109\/FPL.2016.7577373)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] F. Duhem, <i>et al.<\/i>: \u201cReconfiguration time overhead on field-programmable gate arrays: Reduction and cost model,\u201d IET Comput. Digit. Tech. <b>6<\/b> (2012) 105 (DOI: 10.1049\/iet-cdt.2011.0033).","DOI":"10.1049\/iet-cdt.2011.0033"},{"key":"15","unstructured":"[15] A. Vaishnav, <i>et al.<\/i>: \u201cA survey on FPGA virtualization,\u201d 28th International Conference on FPL, conference number 28 (2018) (DOI: 10.1109\/FPL.2018.00031)."},{"key":"16","unstructured":"[16] C. Plessel and M. Platzner: \u201cVirtualization of hardware-introduction and survey,\u201d ERSA (2004)."},{"key":"17","unstructured":"[17] J. Cong, <i>et al.<\/i>: \u201cA fully pipelined and dynamically composable architecture of CGRA,\u201d IEEE Symposium on FCCM (2014) (DOI: 10.1109\/FCCM.2014.12)."},{"key":"18","unstructured":"[18] M. Psarakis: \u201cReliability-aware overlay architectures for FPGAs: Features and design challenges,\u201d 2nd International Workshop on OLAF (2016) (paper number: OLAF\/2016\/04)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] F. Siegle, <i>et al.<\/i>: \u201cMitigation of radiation effects in SRAM-based FPGAs for space applications,\u201d ACM Comput. Surv. (CSUR) <b>47<\/b> (2015) 37 (DOI: 10.1145\/2671181).","DOI":"10.1145\/2671181"},{"key":"20","unstructured":"[20] F. Eslami, <i>et al.<\/i>: \u201cEnabling effective FPGA debug using overlay: Opportunities and challenges,\u201d 2nd International Workshop on OLAF (2016)."},{"key":"21","unstructured":"[21] D. Koch, <i>et al.<\/i>: \u201cAn efficient FPGA overlay for portable custom instruction set extensions,\u201d FPL (2013) (DOI: 10.1109\/FPL.2013.6645517)."},{"key":"22","unstructured":"[22] A. K. Jain, <i>et al.<\/i>: \u201cEfficient overlay architecture based on DSP blocks,\u201d IEEE Symposium on FCCM (2015) (DOI: 10.1109\/FCCM.2015.15)."},{"key":"23","unstructured":"[23] D. Koch, <i>et al.<\/i>: \u201cAn efficient FPGA overlay for portable custom instruction set extensions,\u201d 23rd International Conference on FPL (2013) 1 (DOI: 10.1109\/FPL.2013.6645517)."},{"key":"24","unstructured":"[24] R. Lysecky, <i>et al.<\/i>: \u201cFirm-core virtual FPGA for just-in-time FPGA compilation (abstract only),\u201d ACM\/SIGDA 13th International Symposium on FPGAs, FPGA\u201905, ACM (2005) 271 (DOI: 10.1145\/1046192.1046247)."},{"key":"25","unstructured":"[25] T. Wiersema, <i>et al.<\/i>: \u201cEmbedding FPGA overlays into configurable systems-on-chip: ReconOS meets ZUMA,\u201d Reconfigurable Computing and FPGAs (ReConfig), International Conference on IEEE (2014) 1 (DOI: 10.1109\/ReConFig.2014.7032514)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] V. Betz and J. Rose: \u201cVPR: A new packing, placement and routing tool for FPGA research,\u201d International Workshop on FPL (1997) 213 (DOI: 10.1007\/3-540-63465-7_226).","DOI":"10.1007\/3-540-63465-7_226"},{"key":"27","unstructured":"[27] I. Kuon, <i>et al.<\/i>: \u201cFPGA architecture: Survey and challenges,\u201d Foundations and Trends in Electronic Design Automation <b>2<\/b> (2007) 135 (DOI: 10.1561\/1000000005)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Q. Zhao, <i>et al.<\/i>: \u201cAn automatic design and implementation framework for reconfigurable logic IP core,\u201d 23rd International Conference on FPL (2013).","DOI":"10.1109\/FPL.2013.6645593"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] J. Luu, <i>et al.<\/i>: \u201cVTR 7.0: Next generation architecture and CAD system for FPGAs,\u201d ACM TRETS <b>7<\/b> (2014) 6 (DOI: 10.1145\/2617593).","DOI":"10.1145\/2617593"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] Q. Zhao, <i>et al.<\/i>: \u201cFPGA design framework combined with commercial VLSI CAD,\u201d IEICE Trans. Inf. &amp; Syst. <b>E96-D<\/b> (2013) 1602 (DOI: 10.1587\/transinf.E96.D.1602).","DOI":"10.1587\/transinf.E96.D.1602"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] E. Ahmed and J. Rose: \u201cThe effect of LUT and cluster size on deep-submicron FPGA performance and density,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 288 (DOI: 10.1109\/TVLSI.2004.824300).","DOI":"10.1109\/TVLSI.2004.824300"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/24\/16_16.20190610\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,24]],"date-time":"2020-01-24T22:37:12Z","timestamp":1579905432000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/24\/16_16.20190610\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190610","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}