{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T10:38:11Z","timestamp":1648809491823},"reference-count":28,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.16.20190673","type":"journal-article","created":{"date-parts":[[2019,12,19]],"date-time":"2019-12-19T22:04:38Z","timestamp":1576793078000},"page":"20190673-20190673","source":"Crossref","is-referenced-by-count":0,"title":["Simulation study of an ultra-low specific on-resistance high-voltage pLDMOS with self-biased accumulation layer"],"prefix":"10.1587","volume":"17","author":[{"given":"Bo","family":"Yi","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi Feng","family":"Peng","sequence":"additional","affiliation":[{"name":"Glasgow College, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qing","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"MouFu","family":"Kong","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JunJi","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"HaiMeng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] F.-J. Yang, <i>et al.<\/i>: \u201cA 700-V device in high-voltage power ICs with low on-state resistance and enhanced SOA,\u201d IEEE Trans. Electron Devices <b>60<\/b> (2013) 2847 (DOI: 10.1109\/TED.2013.2273573).","DOI":"10.1109\/TED.2013.2273573"},{"key":"2","unstructured":"[2] D. H. Lu, <i>et al.<\/i>: \u201cHigh voltage SOI P-channel field MOSFET structures,\u201d Proc. ISPSD (2009) 17 (DOI: 10.1109\/ISPSD.2009.5157990)."},{"key":"3","unstructured":"[3] S. Tokumitsu, <i>et al.<\/i>: \u201cEnhancement of current drivability in field PMOS by optimized field plate,\u201d Proc. ISPSD (2010) 253."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Qiao, <i>et al.<\/i>: \u201cA 700-V junction-isolated triple RESURF LDMOS with N-type top layer,\u201d IEEE Electron Device Lett. <b>35<\/b> (2014) 774 (DOI: 10.1109\/LED.2014.2326185).","DOI":"10.1109\/LED.2014.2326185"},{"key":"5","unstructured":"[5] S. G. Nassif-Khalil and C. A. T. Salama: \u201c170 V super junction - LDMOST in a 0.5 um commercial CMOS\/SOS technology,\u201d 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proc. ISPSD \u201903 (2003) 228 (DOI: 10.1109\/ISPSD.2003.1225270)."},{"key":"6","unstructured":"[6] S. L. Kim, <i>et al.<\/i>: \u201cRealization of robust 600 V high side gate drive IC with a new isolated self-shielding structure,\u201d The 17th International Symposium on Power Semiconductor Devices and ICs, 2005. Proc. ISPSD \u201905 (2005) 143 (DOI: 10.1109\/ISPSD.2005.1487971)."},{"key":"7","unstructured":"[7] M. Sambi, <i>et al.<\/i>: \u201cA novel 0.16 um \u2014 300 V SOIBCD for ultrasound medical applications,\u201d 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs (ISPSD) (2011) 36 (DOI: 10.1109\/ISPSD.2011.5890784)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Shimamoto, <i>et al.<\/i>: \u201cHigh-performance p-channel LDMOS transistors and wide-range voltage platform technology using novel p-channel structure,\u201d IEEE Trans. Electron Devices <b>60<\/b> (2013) 360 (DOI: 10.1109\/TED.2012.2228202).","DOI":"10.1109\/TED.2012.2228202"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] W. Sun, <i>et al.<\/i>: \u201cHigh-voltage power IC technology with nVDMOS, RESURF pLDMOS, and novel level-shift circuit for PDP scan-driver IC,\u201d IEEE Trans. Electron Devices <b>53<\/b> (2006) 891 (DOI: 10.1109\/TED.2006.870536).","DOI":"10.1109\/TED.2006.870536"},{"key":"10","unstructured":"[10] T. Miyoshi, <i>et al.<\/i>: \u201c300 V field-MOS FETs for HV-switching IC,\u201d Proc. ISPSD (2011) 40 (DOI: 10.1109\/ISPSD.2011.5890785)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] X. Zhou, <i>et al.<\/i>: \u201cA high-dynamic range current source gate driver for switching-loss reduction of high-side switch in buck converter,\u201d IEEE Trans. Power Electron. <b>25<\/b> (2010) 1439 (DOI: 10.1109\/TPEL.2009.2039649).","DOI":"10.1109\/TPEL.2009.2039649"},{"key":"12","unstructured":"[12] M. Nakano, <i>et al.<\/i>: \u201cFull-complementary high-voltage driver ICs for flat display panels,\u201d 1989 International Symposium on VLSI Technology, Systems and Applications, 1989. Proc. of Technical Papers (1989) 55 (DOI: 10.1109\/VTSA.1989.68581)."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] R. Bondade, <i>et al.<\/i>: \u201cDesign of integrated bipolar symmetric output DC-DC power converter for digital pulse generators in ultrasound medical imaging systems,\u201d IEEE Trans. Power Electron. <b>29<\/b> (2014) 1821 (DOI: 10.1109\/TPEL.2013.2264511).","DOI":"10.1109\/TPEL.2013.2264511"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] A. W. Ludikhuize: \u201cA versatile 700\u20131200-V IC process for analog and switching applications,\u201d IEEE Trans. Electron Devices <b>38<\/b> (1991) 1582 (DOI: 10.1109\/16.85153).","DOI":"10.1109\/16.85153"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[17] B. Yi, <i>et al.<\/i>: \u201cSimulation study of a p-LDMOS with double electron paths to enhance current capability,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 1700 (DOI: 10.1109\/LED.2018.2870582).","DOI":"10.1109\/LED.2018.2870582"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[18] X. Zhou, <i>et al.<\/i>: \u201cBack-gate effect on <i>R<\/i><sub>ON,sp<\/sub> and BV for thin layer SOI field p-channel LDMOS,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 1098 (DOI: 10.1109\/TED.2015.2399504).","DOI":"10.1109\/TED.2015.2399504"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[19] X. R. Luo, <i>et al.<\/i>: \u201cUltralow ON-resistance high-voltage p-channel LDMOS with an accumulation-effect extended gate,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 2614 (DOI: 10.1109\/TED.2016.2555327).","DOI":"10.1109\/TED.2016.2555327"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[20] B. Yi, <i>et al.<\/i>: \u201cA 600 V super-junction p-LDMOS with auto-controlled electron current to enhance current capability,\u201d IEEE Trans. Electron Devices <b>66<\/b> (2019) 2314 (DOI: 10.1109\/TED.2019.2905964).","DOI":"10.1109\/TED.2019.2905964"},{"key":"19","unstructured":"[21] B. Luo, <i>et al.<\/i>: \u201cHigh voltage SJ-pLDMOS with variation lateral doping drift layer,\u201d 2010 International Conference on Communications, Circuits and Systems (ICCCAS) (2010) 503 (DOI: 10.1109\/ICCCAS.2010.5581945)."},{"key":"20","unstructured":"[22] B. Yi, <i>et al.<\/i>: \u201cA high-voltage p-LDMOS with enhanced current capability comparable to double RESURF n-LDMOS,\u201d Proc. ISPSD (2018) 148 (DOI: 10.1109\/ISPSD.2018.8393624)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[23] T. Miyoshi, <i>et al.<\/i>: \u201cDesign of a reliable p-channel LDMOS FET with RESURF technology,\u201d IEEE Trans. Electron Devices <b>61<\/b> (2014) 1451 (DOI: 10.1109\/TED.2014.2309672).","DOI":"10.1109\/TED.2014.2309672"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[24] B. Yi and X. Chen: \u201cA 300 V ultra low specific on-resistance high-side p-LDMOS with auto-biased n-LDMOS for SPIC,\u201d IEEE Trans. Power Electron. <b>32<\/b> (2017) 551 (DOI: 10.1109\/TPEL.2016.2524024).","DOI":"10.1109\/TPEL.2016.2524024"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[25] M. Qiao, <i>et al.<\/i>: \u201c300-V high-side thin-layer-SOI field pLDMOS with multiple field plates based on field implant technology,\u201d IEEE Electron Device Lett. <b>33<\/b> (2012) 1438 (DOI: 10.1109\/LED.2012.2210023).","DOI":"10.1109\/LED.2012.2210023"},{"key":"24","unstructured":"[26] X. B. Chen: \u201cMethod of producing a low-voltage power supply in a power integrated circuit,\u201d U.S. Patent: 7,701,006 (2010)."},{"key":"25","unstructured":"[27] Synopsys Inc.: Sentaurus Device User Guide (2010)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[28] K. P. Gan, <i>et al.<\/i>: \u201cA simple technology for superjunction device fabrication: Polyflanked vdmosfet,\u201d IEEE Electron Device Lett. <b>23<\/b> (2002) 627 (DOI: 10.1109\/LED.2002.803770).","DOI":"10.1109\/LED.2002.803770"},{"key":"27","unstructured":"[29] N. Bidin and S. N. A. Razak: \u201cCrystallization of poly-silicon film by different annealing techniques,\u201d 2011 Saudi International Electronics, Communications and Photonics Conference (SIECPC) (2011) 1 (DOI: 10.1109\/SIECPC.2011.5877013)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[30] J. H. Choi, <i>et al.<\/i>: \u201cDevelopment of hafnium based high-k materials \u2014 A review,\u201d Mater. Sci. Eng. Rep. <b>72<\/b> (2011) 97 (DOI: 10.1016\/j.mser.2010.12.001).","DOI":"10.1016\/j.mser.2010.12.001"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/2\/17_16.20190673\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,25]],"date-time":"2020-01-25T03:37:22Z","timestamp":1579923442000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/2\/17_16.20190673\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":28,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190673","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}