{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T23:57:14Z","timestamp":1776902234822,"version":"3.51.2"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190695","type":"journal-article","created":{"date-parts":[[2019,12,2]],"date-time":"2019-12-02T17:07:15Z","timestamp":1575306435000},"page":"20190695-20190695","source":"Crossref","is-referenced-by-count":15,"title":["A lightweight and secure-enhanced Strong PUF design on FPGA"],"prefix":"10.1587","volume":"16","author":[{"given":"Shen","family":"Hou","sequence":"first","affiliation":[{"name":"School of Computer, National University of Defense Technology"},{"name":"Department of Basic Courses, Information Engineering University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaoqing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ding","family":"Deng","sequence":"additional","affiliation":[{"name":"School of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Lei","sequence":"additional","affiliation":[{"name":"Department of Software Engineering, Chongqing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. McNeil: <i>Solving Today\u2019s Design Security Concerns<\/i> (Xilinx, 2012) 3."},{"key":"2","unstructured":"[2] R. Maes: \u201cPhysically unclonable functions: Constructions, properties and applications,\u201d Ph.D Dissertation, University of Leuven (2012)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Delvaux, <i>et al.<\/i>: \u201cHelper data algorithms for PUF-based key generation: Overview and analysis,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>34<\/b> (2015) 889 (DOI: 10.1109\/TCAD.2014.2370531).","DOI":"10.1109\/TCAD.2014.2370531"},{"key":"4","unstructured":"[4] M.-D. Yu, <i>et al.<\/i>: \u201cPerformance metrics and empirical results of a PUF cryptographic key generation ASIC,\u201d IEEE HOST (2012) 108 (DOI: 10.1109\/HST.2012.6224329)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J. Lee, <i>et al.<\/i>: \u201cPower-up control techniques for reliable SRAM PUF,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190296 (DOI: 10.1587\/elex.16.20190296).","DOI":"10.1587\/elex.16.20190296"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] X. Xu, <i>et al.<\/i>: \u201cA highly reliable butterfly PUF in SRAM-based FPGAs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170551 (DOI: 10.1587\/elex.14.20170551).","DOI":"10.1587\/elex.14.20170551"},{"key":"7","unstructured":"[7] C.-E. Yin, <i>et al.<\/i>: \u201cDesign and implementation of a group-based RO PUF,\u201d IEEE\/ACM DATE (2013) 416 (DOI: 10.7873\/DATE.2013.094)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Pei, <i>et al.<\/i>: \u201cA low-overhead RO PUF design for Xilinx FPGAs,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180093 (DOI: 10.1587\/elex.15.20180093).","DOI":"10.1587\/elex.15.20180093"},{"key":"9","unstructured":"[9] G. E. Suh and S. Devadas: \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d ACM DAC (2007) 9 (DOI: 10.1145\/1278480.1278484)."},{"key":"10","unstructured":"[10] W. Che, <i>et al.<\/i>: \u201cPUF-based authentication,\u201d IEEE ICCAD (2015) 337 (DOI: 10.1109\/ICCAD.2015.7372589)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Lim, <i>et al.<\/i>: \u201cExtracting secret keys from integrated circuits,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 1200 (DOI: 10.1109\/TVLSI.2005.859470).","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"12","unstructured":"[12] S. Ghosh and R. Govindaraj: \u201cA strong arbiter PUF using resistive RAM,\u201d SAMOS (2016) 275 (DOI: 10.1109\/SAMOS.2016.7818358)."},{"key":"13","unstructured":"[13] S. S. Kumar, <i>et al.<\/i>: \u201cExtended abstract: The butterfly PUF protecting IP on every FPGA,\u201d IEEE HOST (2008) 67 (DOI: 10.1109\/HST.2008.4559053)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Guajardo, <i>et al.<\/i>: \u201cFPGA intrinsic PUFs and their use for IP protection,\u201d CHES (2007) 63 (DOI: 10.1007\/978-3-540-74735-2_5).","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"15","unstructured":"[15] C. Gu and M. O\u2019Neill: \u201cUltra-compact and robust FPGA-based PUF identification generator,\u201d IEEE ISCAS (2015) 934 (DOI: 10.1109\/ISCAS.2015.7168788)."},{"key":"16","unstructured":"[16] U. R\u00fchrmair, <i>et al.<\/i>: \u201cModeling attacks on physical unclonable functions,\u201d ACM CCS (2010) 237 (DOI: 10.1145\/1866307.1866335)."},{"key":"17","unstructured":"[17] J. H. Anderson: \u201cA PUF design for secure FPGA-based embedded systems,\u201d ACM\/IEEE ASP-DAC (2010) 1 (DOI: 10.1109\/ASPDAC.2010.5419927)."},{"key":"18","unstructured":"[18] C. Gu, <i>et al.<\/i>: \u201cA unique and robust single slice FPGA identification generator,\u201d IEEE ISCAS (2014) 1223 (DOI: 10.1109\/ISCAS.2014.6865362)."},{"key":"19","unstructured":"[19] C. Gu, <i>et al.<\/i>: \u201cFPGA-based strong PUF with increased uniqueness and entropy properties,\u201d IEEE ISCAS (2017) 1 (DOI: 10.1109\/ISCAS.2017.8050838)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Y. Gao, <i>et al.<\/i>: \u201cEmerging physical unclonable functions with nanotechnology,\u201d IEEE Access <b>4<\/b> (2016) 61 (DOI: 10.1109\/ACCESS.2015.2503432).","DOI":"10.1109\/ACCESS.2015.2503432"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] Y. Hori, <i>et al.<\/i>: \u201cEvaluation of physical unclonable functions for 28-nm process field-programmable gate arrays,\u201d J. Inf. Process. <b>22<\/b> (2014) 344 (DOI: 10.2197\/ipsjjip.22.344).","DOI":"10.2197\/ipsjjip.22.344"},{"key":"22","unstructured":"[22] M. Bhargava and K. Mai: \u201cAn efficient reliable PUF-based cryptographic key generator in 65 nm CMOS,\u201d IEEE\/ACM DATE (2014) 1 (DOI: 10.7873\/DATE.2014.083)."},{"key":"23","unstructured":"[23] L. Santiago, <i>et al.<\/i>: \u201cRealizing strong PUF from weak PUF via neural computing,\u201d IEEE DFT (2017) 1 (DOI: 10.1109\/DFT.2017.8244433)."},{"key":"24","unstructured":"[24] B. L. P. Gassend: \u201cPhysical random functions,\u201d Master Dissertation, Massachusetts Institute of Technology (2003)."},{"key":"25","unstructured":"[25] M. Majzoobi, <i>et al.<\/i>: \u201cLightweight secure PUFs,\u201d IEEE\/ACM ICCAD (2008) 670 (DOI: 10.1109\/ICCAD.2008.4681648)."},{"key":"26","unstructured":"[26] \u201cVivado Design Suite User Guide: Using Constraints (UG903)\u201d (2018) 194."},{"key":"27","unstructured":"[27] \u201cVivado Design Suite Tutorial: Using Constraints (UG945)\u201d (2018) 47."},{"key":"28","unstructured":"[28] B. Schneier: <i>Applied Cryptography: Protocols, Algorithms, and Source Code in C<\/i> (Wiley, New York, 1995) 2nd ed. 40."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] U. R\u00fchrmair, <i>et al.<\/i>: \u201cPUF modeling attacks on simulated and silicon data,\u201d IEEE Trans. Inf. Forensics Security <b>8<\/b> (2013) 1876 (DOI: 10.1109\/TIFS.2013.2279798).","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"30","unstructured":"[30] C. Gu, <i>et al.<\/i>: \u201cNovel lightweight FF-APUF design for FPGA,\u201d IEEE SOCC (2016) 75 (DOI: 10.1109\/SOCC.2016.7905439)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/24\/16_16.20190695\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,25]],"date-time":"2020-01-25T03:37:19Z","timestamp":1579923439000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/24\/16_16.20190695\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190695","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}