{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:54:37Z","timestamp":1767185677382,"version":"build-2238731810"},"update-to":[{"DOI":"10.1587\/elex.16.20190696","type":"retraction","label":"Retraction","source":"retraction-watch","updated":{"date-parts":[[2020,1,25]],"date-time":"2020-01-25T00:00:00Z","timestamp":1579910400000},"record-id":"22219"}],"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.16.20190696","type":"journal-article","created":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T17:04:30Z","timestamp":1576170270000},"page":"20190696-20190696","source":"Crossref","is-referenced-by-count":0,"title":["Retraction:Reliability assurance in early-life-failure test through improved nearest neighbor regression"],"prefix":"10.1587","volume":"17","author":[{"given":"Tai","family":"Song","sequence":"first","affiliation":[{"name":"Dept. of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Hou","sequence":"additional","affiliation":[{"name":"Institute of Computer Architecture and Computer, Stuttgart University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. H. Chen, "Data analytics to aid detection of marginal defects in system-level test," 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, 2016, pp. 1-4.","DOI":"10.1109\/VLSI-DAT.2016.7482550"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Qian et al, "Distinguishing Resistive Small Delay Defects from Random Parameter Variations," 2010 19th IEEE Asian Test Symposium, Shanghai, 2010, pp. 325-330.","DOI":"10.1109\/ATS.2010.62"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Tehranipoor et al. Test and diagnosis for small-delay defects. New York [u.a.]:Springer, 2011.","DOI":"10.1007\/978-1-4419-8297-1"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. O. Simsir,et al., "Fault modeling for FinFET circuits," 2010 IEEE\/ACM International Symposium on Nanoscale Architectures, Anaheim, CA, 2010, pp. 41-46.","DOI":"10.1109\/NANOARCH.2010.5510927"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F. Hopsch et al. ,"Variation-Aware Fault Modeling," 2010 19th IEEE Asian Test Symposium (ATS), Shanghai, pp.87-93.","DOI":"10.1109\/ATS.2010.24"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Tang, T. Tai, W. Cheng, B. Benware and F. Hapke, "Diagnosing timing related cell internal defects for FinFET technology," VLSI Design, Automation and Test(VLSI-DAT), Hsinchu, 2015, pp. 1-4.","DOI":"10.1109\/VLSI-DAT.2015.7114547"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Song et al., "Novel Application of Deep Learning for Adaptive Testing Based on Long Short-Term Memory," 2019 IEEE 37th VLSI Test Symposium (VTS), Monterey, CA, USA, 2019, pp. 1-6.","DOI":"10.1109\/VTS.2019.8758628"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Kampmann and S. Hellebrand, \u201cX marks the spot: Scan-flip-flop clustering for faster-than-at-speed test,\u201d in 2016 IEEE 25th Asian Test Symposium (ATS), Nov.2016, pp.1\u20136.","DOI":"10.1109\/ATS.2016.20"},{"key":"9","unstructured":"[9] Yu Huang, \u201cThe Emerging Applications of Machine Learning in Testing,\u201d International Test conference, 2017."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. K. Javvaji, et al., "Test set identification for improved delay defect coverage in the presence of statistical delays," 2018 19th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, 2018, pp. 14-19.","DOI":"10.1109\/ISQED.2018.8357258"},{"key":"11","unstructured":"[11] Rob Aitken, \u201cOpportunities in Machine Learning and Test,\u201d International Test Conference, 2017."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] James Moyne, \u201cBig Data Analytics for Smart Manufacturing: Case Studies in Semiconductor Manufacturing,\u201d Processes, vol.5 issue 3, 39, 2017.","DOI":"10.3390\/pr5030039"},{"key":"13","unstructured":"[13] Sounil Biswas, et al., \u201cMachine learning and data analysis in test,\u201d VLSI Test Symposium, 2014."},{"key":"14","unstructured":"[14] Chih-Ying Tsai, et al., \u201cPredicting Vt mean and variance from parallel Id measurement with model-fitting technique,\u201d VLSI Test Symposium, 2016."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Hsu Chun Kai, et al. \u201cVariation and Failure Characterization Through Pattern Classification of Test Data From Multiple Test Stages,\u201d International Test Conference, 2016.","DOI":"10.1109\/TEST.2016.7805845"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Ali Ahmadi, et al., \u201cHarnessing process variations for optimizing wafer-level probe-test flow,\u201d International Test Conference, 2016.","DOI":"10.1109\/TEST.2016.7805835"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Fatima Adly, et al., \u201cMachine-Learning-Based Identification of Defect Patterns in Semiconductor Wafer Maps: An Overview and Proposal,\u201d International Parallel& Distributed Processing Symposium Workshops Pages 420-429, 2014.","DOI":"10.1109\/IPDPSW.2014.54"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Young-Seon Jeong, \u201cSemiconductor Wafer Defect Classification Using Support Vector Machine with Weighted Dynamic Time Warping Kernel Function,\u201d Industrial Engineering & Management Systems, vol.16 no.3, pp.420-426, 2017.","DOI":"10.7232\/iems.2017.16.3.420"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Hirose, et al. "NNRMLR: A Combined Method of Nearest Neighbor Regression and Multiple Linear Regression," 2012 IIAI International Conference on Advanced Applied Informatics, Fukuoka, pp. 351-356.","DOI":"10.1109\/IIAI-AAI.2012.76"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] P. G. Ryan, I. Aziz, W. B. Howell, T. K. Janczak and D. J. Lu, "Process defect trends and strategic test gaps," 2014 International Test Conference, Seattle, WA, 2014, pp. 1-8.","DOI":"10.1109\/TEST.2014.7035276"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Qian, Chao Han and A. D. Singh, "Detection of gate-oxide defects with timing tests at reduced power supply," 2012 IEEE 30th VLSI Test Symposium (VTS), Hyatt Maui, HI, 2012, pp. 120-126.","DOI":"10.1109\/VTS.2012.6231090"},{"key":"22","unstructured":"[22] C.-W. Tseng, R. Chen, P. Nigh und E. J. McCluskey, \u201eMINVDD testing for weak CMOS ICs,\u201c in Proc. 19th IEEE VLSI Test Symp. VTS 2001."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. N. Bhoj, M. O. Simsir and N. K. Jha, "Fault Models for Logic Circuits in the Multigate Era," in IEEE Transactions on Nanotechnology, vol. 11, no. 1, pp. 182-193, Jan. 2012.","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] T. Wang, X. Cui, Y. Ni, K. Liao, N. Liao, D. Yu und X. Cui,Reliability evaluation of high-performance, low-power FinFET standard cells based on mixed RBB\/FBB technique,\u201c Journal of Semiconductors, 2017.","DOI":"10.1088\/1674-4926\/38\/4\/044005"},{"key":"25","unstructured":"[25] J. T. -. Chang and E. J. McCluskey, "Detecting delay flaws by very-low-voltage testing," Proceedings International Test Conference 1996. Test and Design Validity, Washington, DC, USA, 1996, pp. 367-376."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] K. Chiang, et al. "Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits," 2015 IEEE 24th Asian Test Symposium (ATS), Mumbai, pp. 181-186.","DOI":"10.1109\/ATS.2015.38"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] F. Ye, Z. Shi and Z. Shi, "A Comparative Study of PCA, LDA and Kernel LDA for Image Classification," 2009 International Symposium on Ubiquitous Virtual Reality, Gwangju, 2009, pp. 51-54.","DOI":"10.1109\/ISUVR.2009.26"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Tibshirani, R., Regression shrinkage and selection via the lasso, the Royal Statistical Society, Vol.58, pp.267\u2013288 (1996).","DOI":"10.1111\/j.2517-6161.1996.tb02080.x"},{"key":"29","unstructured":"[29] Hoerl, A. E.et al., Ridge Regression: Biased Estimation for Nonorthogonal Problems, University of Delaware and E. I. du Pont de Nemours & Co, Vol. 12, No. 1 (1970)."},{"key":"30","unstructured":"[30] Zou, H. and Hastie, T., Regularization and variable selection via the elastic net, Journal of the Royal Statistical: Series B, No. 67(2), pp. 301\u2013320 (2005)."}],"updated-by":[{"DOI":"10.1587\/elex.16.20190696","type":"retraction","label":"Retraction","source":"retraction-watch","updated":{"date-parts":[[2020,1,25]],"date-time":"2020-01-25T00:00:00Z","timestamp":1579910400000},"record-id":"22219"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/2\/17_16.20190696\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,24]],"date-time":"2020-01-24T17:07:49Z","timestamp":1579885669000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/2\/17_16.20190696\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190696","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}