{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T12:37:41Z","timestamp":1720096661524},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20190699","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T17:03:53Z","timestamp":1579021433000},"page":"20190699-20190699","source":"Crossref","is-referenced-by-count":5,"title":["Calibration of timing mismatch in TIADC based on monotonicity detecting of sampled data"],"prefix":"10.1587","volume":"17","author":[{"given":"Yongsheng","family":"Yin","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kangkang","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongmei","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolei","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Liu","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Honghui","family":"Deng","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Meng","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Li","sequence":"additional","affiliation":[{"name":"China Key System & Integrated Circuit Co., Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] H. R. Mafi and A. M. Sodagar: \u201cA background calibration in pipelined ADCs,\u201d AEU Int. J. Electron. Commun. <b>67<\/b> (2013) 729 (DOI: 10.1016\/j.aeue.2013.03.005).","DOI":"10.1016\/j.aeue.2013.03.005"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Mahmoudi, <i>et al.<\/i>: \u201cA 5-bit 1.8 GS\/s ADC-based receiver with two-tap low-overhead embedded DFE in 130-nm CMOS,\u201d AEU Int. J. Electron. Commun. <b>89<\/b> (2018) 6 (DOI: 10.1016\/j.aeue.2018.03.005).","DOI":"10.1016\/j.aeue.2018.03.005"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] W. Huang, <i>et al.<\/i>: \u201cNovel sifting-based solution for multiple-converter synchronization of ultra-fast TIADC systems,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150585 (DOI: 10.1587\/elex.12.20150585).","DOI":"10.1587\/elex.12.20150585"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Zhao, <i>et al.<\/i>: \u201cRandom triggering-based sub-Nyquist sampling system for sparse multiband signal,\u201d IEEE Trans. Instrum. Meas. <b>66<\/b> (2017) 1789 (DOI: 10.1109\/TIM.2017.2665983).","DOI":"10.1109\/TIM.2017.2665983"},{"key":"5","unstructured":"[5] R. Cimmino, <i>et al.<\/i>: \u201cBlind and reference channel-based time interleaved ADC calibration schemes: A comparison,\u201d Proc. SPIE <b>9906<\/b> (2016) 990631 (DOI: 10.1117\/12.2232969)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Chen, <i>et al.<\/i>: \u201cAll-digital background calibration technique for timing mismatch of time-interleaved ADCs,\u201d Integration <b>57<\/b> (2017) 45 (DOI: 10.1016\/j.vlsi.2016.11.003).","DOI":"10.1016\/j.vlsi.2016.11.003"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Song, <i>et al.<\/i>: \u201cAnalysis and correction of combined channel mismatch effects in frequency-interleaved ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 655 (DOI: 10.1109\/TCSI.2018.2869214).","DOI":"10.1109\/TCSI.2018.2869214"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] W. C. Black and D. A. Hodges: \u201cTime interleaved converter arrays,\u201d IEEE J. Solid-State Circuits <b>15<\/b> (1980) 1022 (DOI: 10.1109\/JSSC.1980.1051512).","DOI":"10.1109\/JSSC.1980.1051512"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Yang, <i>et al.<\/i>: \u201cTiming skew calibration method for TIADC-based 20 GSPS digital storage oscilloscope,\u201d J. Circuits Syst. Comput. <b>25<\/b> (2016) 1650007 (DOI: 10.1142\/S0218126616500079).","DOI":"10.1142\/S0218126616500079"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Liu, <i>et al.<\/i>: \u201cAdaptive semiblind background calibration of timing mismatches in a two-channel time-interleaved analog-to-digital converter,\u201d Analog Integr. Circuits Signal Process. <b>90<\/b> (2017) 1 (DOI: 10.1007\/s10470-016-0839-5).","DOI":"10.1007\/s10470-016-0839-5"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] P. Monsurr\u00f2, <i>et al.<\/i>: \u201cNew models for the calibration of four-channel time interleaved ADCs using filter banks,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2017) 141 (DOI: 10.1109\/TCSII.2017.2662084).","DOI":"10.1109\/TCSII.2017.2662084"},{"key":"12","unstructured":"[12] D. Prashanth and H.-S. Lee: \u201cA sampling clock skew correction technique for time-interleaved SAR ADCs,\u201d 2016 Great Lakes Symp. VLSI (GLSVLSI) (2016) 129 (DOI: 10.1145\/2902961.2903008)."},{"key":"13","unstructured":"[13] X. Wang, <i>et al.<\/i>: \u201cA novel autocorrelation-based timing mismatch calibration strategy in time-interleaved ADCs,\u201d 2016 IEEE Int. Symp. Circuits Syst. (ISCAS) (2016) 1490 (DOI: 10.1109\/iscas.2016.7527540)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Mafi, <i>et al.<\/i>: \u201cDigital blind background calibration of imperfections in time-interleaved ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1504 (DOI: 10.1109\/tcsi.2017.2647758).","DOI":"10.1109\/TCSI.2017.2647758"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C. Vogel and G. Kubin: \u201cModeling of time-interleaved ADCs with nonlinear hybrid filter banks,\u201d AEU Int. J. Electron. Commun. <b>59<\/b> (2005) 288 (DOI: 10.1016\/j.aeue.2005.05.008).","DOI":"10.1016\/j.aeue.2005.05.008"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. El-Chammas and B. Murmann: \u201cGeneral analysis on the impact of phase-skew in time-interleaved ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 902 (DOI: 10.1109\/TCSI.2009.2015206).","DOI":"10.1109\/TCSI.2009.2015206"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] H. Chen, <i>et al.<\/i>: \u201cAn efficient digital calibration technique for timing mismatch in time-interleaved ADCs,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160524 (DOI: 10.1587\/elex.13.20160524).","DOI":"10.1587\/elex.13.20160524"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] B. Razavi: \u201cDesign considerations for interleaved ADCs,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1806 (DOI: 10.1109\/JSSC.2013.2258814).","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] D. Stepanovic and B. Nikolic: \u201cA 2.8 GS\/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 971 (DOI: 10.1109\/JSSC.2013.2239005).","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"20","unstructured":"[20] M. Straayer, <i>et al.<\/i>: \u201c27.5 A 4 GS\/s time-interleaved RF ADC in 65 nm CMOS with 4 GHz input bandwidth,\u201d ISSCC Dig. Tech. Papers (2016) 464 (DOI: 10.1109\/ISSCC.2016.7418108)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] H. Le Duc, <i>et al.<\/i>: \u201cFully digital feedforward background calibration of clock skews for sub-sampling TIADCs using the polyphase decomposition,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1515 (DOI: 10.1109\/TCSI.2016.2645978).","DOI":"10.1109\/TCSI.2016.2645978"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] H. Wei, <i>et al.<\/i>: \u201cAn 8 bit 4 GS\/s 120 mW CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1751 (DOI: 10.1109\/JSSC.2014.2313571).","DOI":"10.1109\/JSSC.2014.2313571"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] K. Yang, <i>et al.<\/i>: \u201cA statistic-based calibration method for TIADC system,\u201d Math. Problems Eng. <b>2015<\/b> (2015) 689869 (DOI: 10.1155\/2015\/689869).","DOI":"10.1155\/2015\/689869"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] H. W. Kang, <i>et al.<\/i>: \u201cA sign-equality-based background timing-mismatch calibration algorithm for time-interleaved ADCs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 518 (DOI: 10.1109\/TCSII.2016.2530819).","DOI":"10.1109\/TCSII.2016.2530819"},{"key":"25","unstructured":"[25] Y. Wang and L. Ming: \u201cNovel adaptive method based on the Taylor series to compensate channel-mismatches of TIADC,\u201d J. Xidian Univ. <b>40<\/b> (2013) 27 (In Chinese) (DOI: 10.3969\/j.issn.1001-2400.2013.03.005)."},{"key":"26","unstructured":"[26] N. Le Dortz, <i>et al.<\/i>: \u201cA 1.62 GS\/s time-interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70 dBFS,\u201d ISSCC Dig. Tech. Papers (2014) 386 (DOI: 10.1109\/ISSCC.2014.6757481)."},{"key":"27","unstructured":"[27] S. Xiao and B. Yan: \u201cCalibration of timing offsets in a four-channel time-interleaved ADCs,\u201d ICCP (2011) 396 (DOI: 10.1109\/ICCPS.2011.6092296)."},{"key":"28","unstructured":"[28] Y.-S. Yin, <i>et al.<\/i>: \u201cCalibration method considering second-order error term of timing skew for a novel multi-channel ADC,\u201d IEEE 9th International Conference on ASIC (2011) 949 (DOI: 10.1109\/ASICON.2011.6157363)."},{"key":"29","unstructured":"[29] X. Zhu: <i>Numerical Analysis<\/i> (University of Science &amp; Technology China Press, HeFei, 2014) 2nd ed. 138 (In Chinese)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] H. Chen, <i>et al.<\/i>: \u201cA low complexity all-digital background calibration technique for time-interleaved ADCs,\u201d VLSI Design <b>2016<\/b> (2016) 6475932 (DOI: 10.1155\/2016\/6475932).","DOI":"10.1155\/2016\/6475932"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] Y. Yin, <i>et al.<\/i>: \u201cA channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190540 (DOI: 10.1587\/elex.16.20190540).","DOI":"10.1587\/elex.16.20190540"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] N. Kurosawa, <i>et al.<\/i>: \u201cExplicit analysis of channel mismatch effects in time-interleaved ADC systems,\u201d IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. <b>48<\/b> (2001) 261 (DOI: 10.1109\/81.915383).","DOI":"10.1109\/81.915383"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/3\/17_17.20190699\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T22:25:46Z","timestamp":1581719146000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/3\/17_17.20190699\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20190699","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}