{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T09:07:15Z","timestamp":1722503235893},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20190708","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T22:04:30Z","timestamp":1579039470000},"page":"20190708-20190708","source":"Crossref","is-referenced-by-count":5,"title":["MSIFF: A radiation-hardened flip-flop via interleaving master-slave stage layout topology"],"prefix":"10.1587","volume":"17","author":[{"given":"Ruiqiang","family":"Song","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinjin","family":"Shao","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaqing","family":"Chi","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianjun","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] N. Gaspard, <i>et al.<\/i>: \u201cTechnology scaling comparison of flip-flop heavy-ion single-event upset cross sections,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4368 (DOI: 10.1109\/TNS.2013.2289745).","DOI":"10.1109\/TNS.2013.2289745"},{"key":"2","unstructured":"[2] J. Gadlage, <i>et al.<\/i>: \u201cScaling trends in SET pulse widths in sub-100 nm bulk CMOS processes,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3336 (DOI: 10.1109\/TNS.2010.2071881)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Tang, <i>et al.<\/i>: \u201cSoft error reliability in advanced CMOS technologies trends and challenges,\u201d Sci. China Technol. Sci. <b>57<\/b> (2014) 1846 (DOI: 10.1007\/s11431-014-5565-6).","DOI":"10.1007\/s11431-014-5565-6"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. Hui, <i>et al.<\/i>: \u201cDICE-based test structure to measure the strength of charge sharing effect,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150629 (DOI: 10.1587\/elex.12.20150629).","DOI":"10.1587\/elex.12.20150629"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Ruiqiang, <i>et al.<\/i>: \u201cPABAM: A physics-based analytical model to estimate bipolar amplification effect induced collected charge at circuit level,\u201d IEEE Trans. Device Mater. Rel. <b>15<\/b> (2015) 595 (DOI: 10.1109\/TDMR.2015.2490259).","DOI":"10.1109\/TDMR.2015.2490259"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Xu, <i>et al.<\/i>: \u201cSingle event transient propagation in dynamic complementary metal oxide semiconductor cascade circuits,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150849 (DOI: 10.1587\/elex.12.20150849).","DOI":"10.1587\/elex.12.20150849"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X. Hui, <i>et al.<\/i>: \u201cCircuit and layout combination technique to enhance multiple nodes upset tolerance in latches,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150286 (DOI: 10.1587\/elex.12.20150286).","DOI":"10.1587\/elex.12.20150286"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. Dodd, <i>et al.<\/i>: \u201cCurrent and future challenges in radiation effects on CMOS electronics,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 1747 (DOI: 10.1109\/TNS.2010.2042613).","DOI":"10.1109\/TNS.2010.2042613"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J. Black, <i>et al.<\/i>: \u201cPhysics of multiple-node charge collection and impacts on single-event characterization and soft error rate prediction,\u201d Sci. China Technol. Sci. <b>60<\/b> (2013) 1836 (DOI: 10.1109\/TNS.2013.2260357).","DOI":"10.1109\/TNS.2013.2260357"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] O. Amusan, <i>et al.<\/i>: \u201cCharge collection and charge sharing in a 130 nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3253 (DOI: 10.1109\/TNS.2006.884788).","DOI":"10.1109\/TNS.2006.884788"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] O. A. Amusan, <i>et al.<\/i>: \u201cSingle event upsets in deep-submicrometer technologies due to charge sharing,\u201d IEEE Trans. Device Mater. Rel. <b>8<\/b> (2008) 582 (DOI: 10.1109\/TDMR.2008.2000892).","DOI":"10.1109\/TDMR.2008.2000892"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Kauppila, <i>et al.<\/i>: \u201cImpact of process variations and charge sharing on the single-event-upset response of flip-flops,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2658 (DOI: 10.1109\/TNS.2011.2172691).","DOI":"10.1109\/TNS.2011.2172691"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] W. Bennett, <i>et al.<\/i>: \u201cExperimental characterization of radiation-induced charge sharing,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4159 (DOI: 10.1109\/TNS.2013.2286701).","DOI":"10.1109\/TNS.2013.2286701"},{"key":"14","unstructured":"[14] T. Calin, <i>et al.<\/i>: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 2874 (DOI: 10.1109\/23.556880)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] T. Loveless, <i>et al.<\/i>: \u201cNeutron- and proton-induced single event upsets for D- and DICE flip-flop designs at a 40 nm technology node,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 1008 (DOI: 10.1109\/TNS.2011.2123918).","DOI":"10.1109\/TNS.2011.2123918"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] G. Gasiot, <i>et al.<\/i>: \u201cExperimental soft error rate of several flip-flop designs representative of production chip in 32 nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4226 (DOI: 10.1109\/TNS.2013.2284546).","DOI":"10.1109\/TNS.2013.2284546"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] B. Narasimham, <i>et al.<\/i>: \u201cA hysteresis-based D-flip-flop design in 28 nm CMOS for improved SER hardness at low performance overhead,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2847 (DOI: 10.1109\/TNS.2012.2223762).","DOI":"10.1109\/TNS.2012.2223762"},{"key":"18","unstructured":"[18] M. Haghi and J. Draper: \u201cThe 90 nm double-DICE storage element to reduce single-event upsets,\u201d in Proc. IEEE Int. Circuits Syst. Midw. Symp. (2009) 463 (DOI: 10.1109\/MWSCAS.2009.5236054)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] N. M. Atkinson, <i>et al.<\/i>: \u201cEffect of transistor density and charge sharing on single-event transients in 90-nm bulk CMOS,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2578 (DOI: 10.1109\/TNS.2011.2168425).","DOI":"10.1109\/TNS.2011.2168425"},{"key":"20","unstructured":"[20] P. E. Dodd and L. W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129)."},{"key":"21","unstructured":"[21] S. Jagannathan, <i>et al.<\/i>: \u201cIndependent measurement of SET pulse widths from N-hits and P-hits in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3386 (DOI: 10.1109\/TNS.2010.2076836)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] S. Ruiqiang, <i>et al.<\/i>: \u201cFlip-flops soft error rate evaluation approach considering internal single-event transient,\u201d Sci. China Inf. Sci. <b>58<\/b> (2015) 062403 (DOI: 10.1007\/s11432-014-5260-z).","DOI":"10.1007\/s11432-014-5260-z"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] B. Liang and R. Song: \u201cAnalyzing and mitigating the internal single-event transient in radiation hardened flip-flops at circuit-level,\u201d Sci. China Technol. Sci. <b>57<\/b> (2014) 1834 (DOI: 10.1007\/s11431-014-5595-0).","DOI":"10.1007\/s11431-014-5595-0"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] S. Jagannathan, <i>et al.<\/i>: \u201cFrequency dependence of alpha-particle induced soft error rates of flip-fops in 40-nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2796 (DOI: 10.1109\/TNS.2012.2223827).","DOI":"10.1109\/TNS.2012.2223827"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] Y. He and S. Chen: \u201cComparison of heavy-ion induced SEU for D- and TMR-flip-flop designs in 65-nm bulk CMOS technology,\u201d Sci. China Inf. Sci. <b>57<\/b> (2014) 1 (DOI: 10.1007\/s11432-014-5100-1).","DOI":"10.1007\/s11432-014-5100-1"},{"key":"26","unstructured":"[26] R. Song, <i>et al.<\/i>: \u201cModeling the impact of process and operation variations on the soft error rate of digital circuits,\u201d Sci. China Inf. Sci. <b>60<\/b> (2017) 129402 (DOI: 10.1007\/s11432-016-9001-9)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] R. Song, <i>et al.<\/i>: \u201cExperimental characterization of the dominant multiple nodes charge collection mechanism in metal oxide-semiconductor transistors,\u201d Appl. Phys. Lett. <b>110<\/b> (2017) 232106 (DOI: 10.1063\/1.4985438).","DOI":"10.1063\/1.4985438"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] N. Mahatme, <i>et al.<\/i>: \u201cImpact of supply voltage and frequency on the soft error rate of logic circuits,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4200 (DOI: 10.1109\/TNS.2013.2288782).","DOI":"10.1109\/TNS.2013.2288782"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] J. Qin, <i>et al.<\/i>: \u201cVoltage dependency of propagating single-event transient pulsewidths in 90-nm CMOS technology,\u201d IEEE Trans. Device Mater. Rel. <b>14<\/b> (2014) 139 (DOI: 10.1109\/TDMR.2013.2255597).","DOI":"10.1109\/TDMR.2013.2255597"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. Qin, <i>et al.<\/i>: \u201cTemperature and drain bias dependence of single event transient in 25 nm FinFET technology,\u201d Chin. Phys. B <b>21<\/b> (2012) 089401 (DOI: 10.1088\/1674-1056\/21\/8\/089401).","DOI":"10.1088\/1674-1056\/21\/8\/089401"},{"key":"31","unstructured":"[31] S. Jagannathan, <i>et al.<\/i>: \u201cTemperature dependence of soft error rate in flip-flop designs,\u201d IEEE International Reliability Physics Symposium (2012) 1 (DOI: 10.1109\/IRPS.2012.6241927)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20190708\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,29]],"date-time":"2020-02-29T03:34:07Z","timestamp":1582947247000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20190708\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20190708","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}