{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,10,11]],"date-time":"2022-10-11T15:38:09Z","timestamp":1665502689555},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20190735","type":"journal-article","created":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T22:04:17Z","timestamp":1580421857000},"page":"20190735-20190735","source":"Crossref","is-referenced-by-count":1,"title":["Characterization and modeling of on-chip via stacks for RF-CMOS applications"],"prefix":"10.1587","volume":"17","author":[{"given":"Carlos Sanabria","family":"D\u00edaz","sequence":"first","affiliation":[{"name":"Electronics Department, National Institute for Astrophysics, Optics and Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M\u00f3nico Linares","family":"Aranda","sequence":"additional","affiliation":[{"name":"Electronics Department, National Institute for Astrophysics, Optics and Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reydezel","family":"Torres-Torres","sequence":"additional","affiliation":[{"name":"Electronics Department, National Institute for Astrophysics, Optics and Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro D\u00edaz","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Electronics Department, National Institute for Astrophysics, Optics and Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] I. Ciofi, <i>et al.<\/i>: \u201cModeling of via resistance for advanced technology nodes,\u201d IEEE Trans. Electron Devices <b>64<\/b> (2017) 2306 (DOI: 10.1109\/TED.2017.2687524).","DOI":"10.1109\/TED.2017.2687524"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] H. Lee, <i>et al.<\/i>: \u201cA unified system level error model of crosstalk and electromigration for on-chip interconnect,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161194 (DOI: 10.1587\/elex.14.20161194).","DOI":"10.1587\/elex.14.20161194"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Jiang, <i>et al.<\/i>: \u201cDesign optimization for capacitive-resistively driven on-chip global interconnect,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150111 (DOI: 10.1587\/elex.12.20150111).","DOI":"10.1587\/elex.12.20150111"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. Ma, <i>et al.<\/i>: \u201cA novel delay optimization method for a critical path in VLSI design,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130446 (DOI: 10.1587\/elex.10.20130446).","DOI":"10.1587\/elex.10.20130446"},{"key":"5","unstructured":"[5] J. Xu, <i>et al.<\/i>: \u201cA survey on modeling strategies for high-speed differential via between two parallel plates,\u201d IEEE EMCSI (2017) 527 (DOI: 10.1109\/ISEMC.2017.8077926)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Cecchetti, <i>et al.<\/i>: \u201cAnalytical evaluation of scattering parameters for equivalent circuit of through silicon via array,\u201d Electron. Lett. <b>51<\/b> (2015) 1025 (DOI: 10.1049\/el.2015.1265).","DOI":"10.1049\/el.2015.1265"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] F. Wanga, <i>et al.<\/i>: \u201cA novel guard method of through-silicon-via (TSV),\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180421 (DOI: 10.1587\/elex.15.20180421).","DOI":"10.1587\/elex.15.20180421"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] F. Wang, <i>et al.<\/i>: \u201cEquivalent circuit model of through-silicon-via in slow wave mode,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20171025 (DOI: 10.1587\/elex.14.20171025).","DOI":"10.1587\/elex.14.20171025"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] D. H. Jung, <i>et al.<\/i>: \u201cThrough silicon via (TSV) defect modeling, measurement, and analysis,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>7<\/b> (2017) 138 (DOI: 10.1109\/TCPMT.2016.2631731).","DOI":"10.1109\/TCPMT.2016.2631731"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] F. Wang, <i>et al.<\/i>: \u201cA high-pass filter based on through-silicon via (TSV),\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190098 (DOI: 10.1587\/elex.16.20190098).","DOI":"10.1587\/elex.16.20190098"},{"key":"11","unstructured":"[11] C. A. S. D\u00edaz and M. L. Aranda: \u201cAn analysis of on-silicon-via stack in RF-CMOS processes,\u201d IEEE Lat. Amer. Symp. Circuits and Systems (2018) 1 (DOI: 10.1109\/LASCAS.2018.8399970)."},{"key":"12","unstructured":"[12] C. Sanabria, <i>et al.<\/i>: \u201cA simple model of inter-metallic connections (vias) in CMOS resonant rotary traveling wave oscillator (RTWO),\u201d Int. Conf. on Electrical Engineering, Computing Science and Automatic Control (2017) 1 (DOI: 10.1109\/ICEEE.2017.8108860)."},{"key":"13","unstructured":"[13] United Microelectronics Corporation: \u201c0.18 um mixed-mode and RFCMOS 1P6M metal metal capacitor process interconnect capacitance model,\u201d Ver.1.3P.3 (2009)."},{"key":"14","unstructured":"[14] L. Zhang, <i>et al.<\/i>: \u201cBuilt-in self-diagnosis and fault-tolerant daisy-chain design in MEDA biochips,\u201d IEEE International Test Conference (ITC) (2018) 1 (DOI: 10.1109\/TEST.2018.8624847)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K. Niitsu, <i>et al.<\/i>: \u201cDaisy chain transmitter for power reduction in inductive-coupling CMOS link,\u201d IEICE Trans. Electron. <b>E90-C<\/b> (2007) 829 (DOI: 10.1093\/ietele\/e90-c.4.829).","DOI":"10.1093\/ietele\/e90-c.4.829"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] S. Ogawa, <i>et al.<\/i>: \u201cMillimeter-wave transmission line with through-silicon via for RF-MEMS devices,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130565 (DOI: 10.1587\/elex.10.20130565).","DOI":"10.1587\/elex.10.20130565"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. Kousai: \u201cRecent progress in CMOS RF circuit design,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20132011 (DOI: 10.1587\/elex.11.20132011).","DOI":"10.1587\/elex.11.20132011"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] K. Takahashi, <i>et al.<\/i>: \u201cEvolution of millimeter-wave multi-antenna systems in the IoT era,\u201d IEICE Trans. Electron. <b>E100.C<\/b> (2017) 809 (DOI: 10.1587\/transele.E100.C.809).","DOI":"10.1587\/transele.E100.C.809"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] J. Bae, <i>et al.<\/i>: \u201cAn oscillator-based sensor using a capacitive metal mesh for sensitive detection of dielectric materials in the terahertz region,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180619 (DOI: 10.1587\/elex.15.20180619).","DOI":"10.1587\/elex.15.20180619"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] F. A. Khaleel and M. N. Abbas: \u201cUltra low power and highly linearized LNA for V-band RF applications in 180 nm CMOS technology,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170066 (DOI: 10.1587\/elex.14.20170066).","DOI":"10.1587\/elex.14.20170066"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] M. Ataei, <i>et al.<\/i>: \u201cTransformer feedback millimeter-wave VCO with capacitance cancellation technique in 0.18-\u00b5m CMOS,\u201d IEICE Electron. Express <b>8<\/b> (2011) 780 (DOI: 10.1587\/elex.8.780).","DOI":"10.1587\/elex.8.780"},{"key":"22","unstructured":"[22] M. Sawaby, <i>et al.<\/i>: \u201cDesign and optimization of a 94 GHz rotary traveling wave oscillator for mm-wave applications,\u201d IEEE Int. Symp. Circuits and Systems (2015) 2844 (DOI: 10.1109\/ISCAS.2015.7169279)."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] Z. Bai, <i>et al.<\/i>: \u201cA 2-GHz pulse injection-locked rotary traveling-wave oscillator,\u201d IEEE Trans. Microw. Theory Techn. <b>64<\/b> (2016) 1854 (DOI: 10.1109\/TMTT.2016.2544755).","DOI":"10.1109\/TMTT.2016.2544755"},{"key":"24","unstructured":"[24] R. Kuttappa, <i>et al.<\/i>: \u201cStability of rotary traveling wave oscillators under process variations and NBTI,\u201d IEEE Int. Symp. Circuits and Systems (2017) 1 (DOI: 10.1109\/ISCAS.2017.8050435)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] N. Nouri and J. F. Buckwalter: \u201cA 45-GHz rotary-wave voltage-controlled oscillator,\u201d IEEE Trans. Microw. Theory Techn. <b>59<\/b> (2011) 383 (DOI: 10.1109\/TMTT.2010.2097712).","DOI":"10.1109\/TMTT.2010.2097712"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] J.-C. Chien and L.-H. Lu: \u201cA 32-GHz rotary traveling-wave voltage controlled oscillator in 0.18-\u00b5m CMOS,\u201d IEEE Microw. Wireless Compon. Lett. <b>17<\/b> (2007) 724 (DOI: 10.1109\/LMWC.2007.905634).","DOI":"10.1109\/LMWC.2007.905634"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] Y. Tsubouchi, <i>et al.<\/i>: \u201cA 12.8-Gb\/s daisy chain-based downlink I\/F employing spectrally compressed multi-band multiplexing for high-bandwidth, large-capacity storage systems,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1086 (DOI: 10.1109\/JSSC.2018.2889704).","DOI":"10.1109\/JSSC.2018.2889704"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] C.-J. Ong, <i>et al.<\/i>: \u201cProcedure for length matching of daisy-chained clock and command\/address\/control signal traces including via length compensation,\u201d IEEE Electromagn. Compat. Mag. <b>8<\/b> (2019) 54 (DOI: 10.1109\/MEMC.2019.8753443).","DOI":"10.1109\/MEMC.2019.8753443"},{"key":"29","unstructured":"[29] R. O. Nunes and R. L. de Orio: \u201cEffect of lines and vias density on the BEOL temperature distribution,\u201d Symposium on Microelectronics Technology and Devices (2018) 1 (DOI: 10.1109\/SBMicro.2018.8511319)."},{"key":"30","unstructured":"[30] United Microelectronics Corporation: \u201c0.18 um mixed-mode and RFCMOS 1.8 V\/3.3 V 1P6M metal metal capacitor process topological layout rule,\u201d Ver.2.10p.1 (2009)."},{"key":"31","unstructured":"[31] EMpro software (2019) https:\/\/www.keysight.com\/en\/pc-1297143\/empro-3d-em-simulation-software."},{"key":"32","unstructured":"[32] ADS software (2019) https:\/\/www.keysight.com\/en\/pc-1297113\/advanced-design-system-ads."},{"key":"33","unstructured":"[33] L. Wu, <i>et al.<\/i>: \u201cDesign of 110\u2013152 GHz rotary traveling wave oscillators in 65 nm CMOS technology,\u201d IEEE SOUTHEASTCON (2014) 1 (DOI: 10.1109\/SECON.2014.6950662)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20190735\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,29]],"date-time":"2020-02-29T03:34:11Z","timestamp":1582947251000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20190735\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20190735","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}