{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T16:48:39Z","timestamp":1769618919041,"version":"3.49.0"},"reference-count":37,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20190737","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T17:04:48Z","timestamp":1579021488000},"page":"20190737-20190737","source":"Crossref","is-referenced-by-count":18,"title":["Thermal placement on PCB of components including 3D ICs"],"prefix":"10.1587","volume":"17","author":[{"given":"Yuuta","family":"Satomi","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koutaro","family":"Hachiya","sequence":"additional","affiliation":[{"name":"Graduate Program in Environmental Information Science, Teikyo Heisei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiki","family":"Kanamoto","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryosuke","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kurokawa","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y. Yu, <i>et al.<\/i>: \u201cImpact of chipset configuration on thermal performance of smartphones,\u201d Proc. ITherm (2018) 1015 (DOI: 10.1109\/ITHERM.2018.8419463)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] I. L. Markov, <i>et al.<\/i>: \u201cProgress and challenges in VLSI placement research,\u201d Proc. IEEE <b>103<\/b> (2015) 1985 (DOI: 10.1109\/JPROC.2015.2478963).","DOI":"10.1109\/JPROC.2015.2478963"},{"key":"3","unstructured":"[3] W.-L. Hung, <i>et al.<\/i>: \u201cThermal-aware floorplanning using genetic algorithms,\u201d Proc. ISQED (2005) 634 (DOI: 10.1109\/ISQED.2005.122)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Han and I. Koren: \u201cSimulated annealing based temperature aware floorplanning,\u201d J. Low Power Electron. <b>3<\/b> (2007) 141 (DOI: 10.1166\/jolpe.2007.128).","DOI":"10.1166\/jolpe.2007.128"},{"key":"5","unstructured":"[5] S. Logan and M. R. Guthaus: \u201cFast thermal-aware floorplanning using white-space optimization,\u201d Proc. VLSI-SoC (2009) 65 (DOI: 10.1109\/VLSISOC.2009.6041332)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Suwa and H. Hadim: \u201cMultidisciplinary heat generating logic block placement optimization using genetic algorithm,\u201d Microelectronics J. <b>39<\/b> (2008) 1200 (DOI: 10.1016\/j.mejo.2008.01.087).","DOI":"10.1016\/j.mejo.2008.01.087"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J.-L. Tsai, <i>et al.<\/i>: \u201cTemperature-aware placement for SoCs,\u201d Proc. IEEE <b>94<\/b> (2006) 1502 (DOI: 10.1109\/JPROC.2006.879804).","DOI":"10.1109\/JPROC.2006.879804"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Kim: \u201cCell placement of MCM for reliability optimization,\u201d IEICE Electron. Express <b>7<\/b> (2010) 1796 (DOI: 10.1587\/elex.7.1796).","DOI":"10.1587\/elex.7.1796"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. S.-Y. Liu, <i>et al.<\/i>: \u201cFast thermal aware placement with accurate thermal analysis based on green function,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1404 (DOI: 10.1109\/TVLSI.2013.2268582).","DOI":"10.1109\/TVLSI.2013.2268582"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] G. Feng, <i>et al.<\/i>: \u201cMSP based thermal-aware mapping approach for 3D network-on-chip under performance constraints,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160082 (DOI: 10.1587\/elex.13.20160082).","DOI":"10.1587\/elex.13.20160082"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. Xu, <i>et al.<\/i>: \u201cAn efficient energy and thermal-aware mapping for regular network-on-chip,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170769 (DOI: 10.1587\/elex.14.20170769).","DOI":"10.1587\/elex.14.20170769"},{"key":"12","unstructured":"[12] J. Cong, <i>et al.<\/i>: \u201cThermal-aware cell and through-silicon-via co-placement for 3D ICs,\u201d Proc. DAC (2011) 670 (DOI: 10.1145\/2024724.2024876)."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Z. Li, <i>et al.<\/i>: \u201cEfficient thermal via planning approach and its application in. 3-D floorplanning,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>26<\/b> (2007) 645 (DOI: 10.1109\/TCAD.2006.885831).","DOI":"10.1109\/TCAD.2006.885831"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M.-C. Tsai, <i>et al.<\/i>: \u201cThrough-silicon via planning in 3-D floorplanning,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1448 (DOI: 10.1109\/TVLSI.2010.2050012).","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Chen, <i>et al.<\/i>: \u201cThrough silicon via aware design planning for thermally efficient 3-D integrated circuits,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 1335 (DOI: 10.1109\/TCAD.2013.2261120).","DOI":"10.1109\/TCAD.2013.2261120"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Wang, <i>et al.<\/i>: \u201cThermal-aware TSV repair for electromigration in 3D ICs,\u201d Proc. DATE (2016) 1291.","DOI":"10.3850\/9783981537079_0726"},{"key":"17","unstructured":"[17] P. Falkenstern, <i>et al.<\/i>: \u201cThree-dimensional integrated circuits (3D IC) floorplan and power\/ground network co-synthesis,\u201d Proc. ASP-DAC (2010) 169 (DOI: 10.1109\/ASPDAC.2010.5419899)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Q. Xu, <i>et al.<\/i>: \u201cCombining the ant system algorithm and simulated annealing for 3D\/2D fixed-outline floorplanning,\u201d Appl. Soft Comput. <b>40<\/b> (2016) 150 (DOI: 10.1016\/j.asoc.2015.10.045).","DOI":"10.1016\/j.asoc.2015.10.045"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Healy, <i>et al.<\/i>: \u201cMultiobjective microarchitectural floorplanning for 2-D and 3-D ICs,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>26<\/b> (2007) 38 (DOI: 10.1109\/TCAD.2006.883925).","DOI":"10.1109\/TCAD.2006.883925"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] G. Luo, <i>et al.<\/i>: \u201cAn analytical placement framework for 3-D ICs and its extension on thermal awareness,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 510 (DOI: 10.1109\/TCAD.2012.2232708).","DOI":"10.1109\/TCAD.2012.2232708"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] D. Cuesta, <i>et al.<\/i>: \u201c3D thermal-aware floorplanner using a MILP approximation,\u201d Microprocess. Microsyst. <b>36<\/b> (2012) 344 (DOI: 10.1016\/j.micpro.2012.02.012).","DOI":"10.1016\/j.micpro.2012.02.012"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] W. Guo, <i>et al.<\/i>: \u201cFloorplanner for multi-core micro-processors in 3D ICs with interlayer cooling system,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150489 (DOI: 10.1587\/elex.12.20150489).","DOI":"10.1587\/elex.12.20150489"},{"key":"23","unstructured":"[23] X. Li, <i>et al.<\/i>: \u201cA novel thermal optimization flow using incremental floorplanning for 3D ICs,\u201d Proc. ASP-DAC (2009) 347 (DOI: 10.1109\/ASPDAC.2009.4796505)."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] D. Cuesta, <i>et al.<\/i>: \u201c3D thermal-aware floorplanner using a MOEA approximation,\u201d Integration <b>46<\/b> (2013) 10 (DOI: 10.1016\/j.vlsi.2012.04.003).","DOI":"10.1016\/j.vlsi.2012.04.003"},{"key":"25","unstructured":"[25] P. Ghosal, <i>et al.<\/i>: \u201cThermal aware placement in 3D ICs,\u201d Proc. ARTCom. (2010) 66 (DOI: 10.1109\/ARTCom.2010.55)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] W. Guo, <i>et al.<\/i>: \u201cThermal optimal task allocation algorithm for multi-core 3D IC with interlayer cooling system,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20150970 (DOI: 10.1587\/elex.12.20150970).","DOI":"10.1587\/elex.12.20150970"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J. R. Minz, <i>et al.<\/i>: \u201cPlacement and routing for 3D system-on-package designs,\u201d IEEE Trans. Compon. Packag. Technol. <b>29<\/b> (2006) 644 (DOI: 10.1109\/TCAPT.2006.880441).","DOI":"10.1109\/TCAPT.2006.880441"},{"key":"28","unstructured":"[28] L. Wang, <i>et al.<\/i>: \u201cThermal optimization of electronic devices on PCB based on the ant colony algorithm,\u201d Proc. ICET (2018) 55 (DOI: 10.1109\/ELTECH.2018.8401424)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] N. Abboud, <i>et al.<\/i>: \u201cMathematical methods for physical layout of printed circuit boards: An overview,\u201d OR-Spectrum <b>30<\/b> (2008) 453 (DOI: 10.1007\/s00291-007-0080-9).","DOI":"10.1007\/s00291-007-0080-9"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] T. Suwa and H. Hadim: \u201cMultidisciplinary placement optimization of heat generating electronic components on a printed circuit board in an enclosure,\u201d IEEE Trans. Compon. Packag. Technol. <b>30<\/b> (2007) 402 (DOI: 10.1109\/TCAPT.2007.901674).","DOI":"10.1109\/TCAPT.2007.901674"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] K. Deb, <i>et al.<\/i>: \u201cMultiobjective placement of electronic components using evolutionary algorithms,\u201d IEEE Trans. Compon. Packag. Technol. <b>27<\/b> (2004) 480 (DOI: 10.1109\/TCAPT.2004.831775).","DOI":"10.1109\/TCAPT.2004.831775"},{"key":"32","first-page":"99","year":"2007","unstructured":"[32] F. Johar and S. Salleh: \u201cPlacement and routing in VLSI design problem using single row routing technique,\u201d MATEMATIKA <b>23<\/b> (2007) 99.","journal-title":"MATEMATIKA","ISSN":"https:\/\/id.crossref.org\/issn\/0127-8274","issn-type":"print"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] J. Lee: \u201cReliability and wireability optimizations for chip placement on multichip modules,\u201d IEEE Trans. Electron. Packag. Manuf. <b>28<\/b> (2005) 133 (DOI: 10.1109\/TEPM.2005.848474).","DOI":"10.1109\/TEPM.2005.848474"},{"key":"34","unstructured":"[34] J. Cong, <i>et al.<\/i>: \u201cA thermal-driven floorplanning algorithm for 3D ICs,\u201d Proc. ICCAD (2004) 306 (DOI: 10.1109\/ICCAD.2004.1382591)."},{"key":"35","unstructured":"[35] K. Balakrishnan, <i>et al.<\/i>: \u201cWire congestion and thermal aware 3D global placement,\u201d Proc. ASP-DAC (2005) 1131 (DOI: 10.1109\/ASPDAC.2005.1466540)."},{"key":"36","unstructured":"[36] I. Arnaldo, <i>et al.<\/i>: \u201cFast and scalable temperature-driven floorplan design in 3D MPSoCs,\u201d Proc. LATW (2012) 98 (DOI: 10.1109\/LATW.2012.6261245)."},{"key":"37","unstructured":"[37] Femtet<sup>\u00ae<\/sup> 2018.0.4, Murata Software Co., Ltd., [Online]. Available: http:\/\/www.muratasoftware.com\/en."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/3\/17_17.20190737\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T22:25:48Z","timestamp":1581719148000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/3\/17_17.20190737\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20190737","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}