{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T20:54:46Z","timestamp":1682369686942},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200005","type":"journal-article","created":{"date-parts":[[2020,1,22]],"date-time":"2020-01-22T22:04:46Z","timestamp":1579730686000},"page":"20200005-20200005","source":"Crossref","is-referenced-by-count":4,"title":["DM-IMCA: A dual-mode in-memory computing architecture for general purpose processing"],"prefix":"10.1587","volume":"17","author":[{"given":"Jianmin","family":"Zeng","sequence":"first","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]},{"given":"Zhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]},{"given":"Runhao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}]},{"given":"Shiyue","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}]},{"given":"Tianlin","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}]},{"given":"Xin","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]},{"given":"Guangjun","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Wm. A. Wulf and S. A. McKee: \u201cHitting the memory mall: Implications of the obvious,\u201d SIGARCH Comput Arch. News <b>23<\/b> (1995) 20 (DOI: 10.1145\/216585.216588).","DOI":"10.1145\/216585.216588"},{"key":"2","unstructured":"[2] J. Backus: \u201cCan programming be liberated from the von Neumann style? A functional style and its algebra of programs,\u201d Communications (1978) (DOI: 10.1145\/1283920.1283933)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. Das: \u201cBlurring the lines between memory and computation,\u201d IEEE Micro <b>37<\/b> (2017) 13 (DOI: 10.1109\/MM.2017.4241340).","DOI":"10.1109\/MM.2017.4241340"},{"key":"4","unstructured":"[4] D. Patterson, <i>et al.<\/i>: \u201cIntelligent RAM (IRAM): Chips that remember and compute,\u201d 1997 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap. (1997) 224 (DOI: 10.1109\/ISSCC.1997.585348)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Gokhale, <i>et al.<\/i>: \u201cProcessing in memory: The Terasys massively parallel PIM array,\u201d Computer <b>28<\/b> (1995) 23 (DOI: 10.1109\/2.375174).","DOI":"10.1109\/2.375174"},{"key":"6","unstructured":"[6] M. Hall, <i>et al.<\/i>: \u201cMapping irregular applications to DIVA, a PIM-based data-intensive architecture,\u201d Proc. 1999 ACMIEEE Conf. Supercomput. (1999) 57 (DOI: 10.1109\/SC.1999.10019)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] D. G. Elliott, <i>et al.<\/i>: \u201cComputational RAM: Implementing processors in memory,\u201d IEEE Des. Test Comput. <b>16<\/b> (1999) 32 (DOI: 10.1109\/54.748803).","DOI":"10.1109\/54.748803"},{"key":"8","unstructured":"[8] G. Kirsch: \u201cActive memory: Micron\u2019s Yukon,\u201d Parallel Distrib. Process. Symp. 2003 Proc. Int. (2003) 11 (DOI: 10.1109\/IPDPS.2003.1213195)."},{"key":"9","unstructured":"[9] Y. Kang, <i>et al.<\/i>: \u201cFlexRAM: Toward an advanced intelligent memory system,\u201d 2012 IEEE 30th Int. Conf. Comput. Des. ICCD (2012) 5 (DOI: 10.1109\/ICCD.1999.808425)."},{"key":"10","unstructured":"[10] M. Oskin, <i>et al.<\/i>: \u201cActive pages: A computation model for intelligent memory,\u201d Proc. 25th Annu. Int. Symp. Comput. Archit. (1998) 192 (DOI: 10.1109\/ISCA.1998.694774)."},{"key":"11","unstructured":"[11] P. Siegl, <i>et al.<\/i>: \u201cData-centric computing frontiers: A survey on processing-in-memory,\u201d Proc. 2nd Int. Symp. Mem. Syst. (2016) 295 (DOI: 10.1145\/2989081.2989087)."},{"key":"12","unstructured":"[12] Q. Zhu, <i>et al.<\/i>: \u201cA 3D-stacked logic-in-memory accelerator for application-specific data intensive computing,\u201d 2013 IEEE Int. 3D Syst. Integr. Conf. 3DIC (2013) 1 (DOI: 10.1109\/3DIC.2013.6702348)."},{"key":"13","unstructured":"[13] J. Liu, <i>et al.<\/i>: \u201cProcessing-in-memory for energy-efficient neural network training: A heterogeneous approach,\u201d 2018 51st Annu. IEEEACM Int. Symp. MircroarchitMICRO (2018) 655 (DOI: 10.1109\/MICRO.2018.00059)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] P. Chi, <i>et al.<\/i>: \u201cPrime: A novel processing-in-memory architecture for neural network computation in reram-based main memory,\u201d Proc. 43rd Int. Symp. Comput. Arch. (2016) 27 (DOI: 10.1145\/3007787.3001140).","DOI":"10.1145\/3007787.3001140"},{"key":"15","unstructured":"[15] L. Nai, <i>et al.<\/i>: \u201cGraphPIM: Enabling instruction-level PIM offloading in graph computing frameworks,\u201d 2017 IEEE Int. Symp. High-Perform. Comput. Arch. (2017) 457 (DOI: 10.1109\/HPCA.2017.54)."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] D.-I. Jeon, <i>et al.<\/i>: \u201cHMC-MAC: Processing-in memory architecture for multiply-accumulate operations with hybrid memory cube,\u201d IEEE Comput. Archit. Lett. <b>17<\/b> (2017) 5 (DOI: 10.1109\/LCA.2017.2700298).","DOI":"10.1109\/LCA.2017.2700298"},{"key":"17","unstructured":"[17] K. Hsieh, <i>et al.<\/i>: \u201cAccelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation,\u201d 2016 IEEE 34th Int. Conf. Comput. Des. ICCD (2016) 25 (DOI: 10.1109\/ICCD.2016.7753257)."},{"key":"18","unstructured":"[18] Q. Zhu, <i>et al.<\/i>: \u201cAccelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware,\u201d 2013 IEEE High Perform. Extreme Comput. Conf. HPEC (2013) 1 (DOI: 10.1109\/HPEC.2013.6670336)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P. E. Gaillardon, <i>et al.<\/i>: \u201cThe programmable logic-in-memory (PLiM) computer,\u201d 2016 Des. Autom. Test Eur. Conf. Exhib. DATE (2016) 427.","DOI":"10.3850\/9783981537079_0970"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Y. Chen, <i>et al.<\/i>: \u201cAn efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190396 (DOI: 10.1587\/elex.16.20190396).","DOI":"10.1587\/elex.16.20190396"},{"key":"21","unstructured":"[21] S. Gupta, <i>et al.<\/i>: \u201cRAPID: A ReRAM processing in-memory architecture for DNA sequence alignment,\u201d 2019 IEEEACM Int. Symp. Low Power Electron. Des. ISLPED (2019) 1 (DOI: 10.1109\/ISLPED.2019.8824830)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Kang, <i>et al.<\/i>: \u201cA multi-functional in-memory inference processor using a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 642 (DOI: 10.1109\/JSSC.2017.2782087).","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"23","unstructured":"[23] M. Kang, <i>et al.<\/i>: \u201cA 19.4 nJ\/decision 364 K decisions\/s in-memory random forest classifier in 6T SRAM array,\u201d ESSCIRC 2017 - 43rd IEEE Eur. Solid State Circuits Conf. (2017) 263 (DOI: 10.1109\/ESSCIRC.2017.8094576)."},{"key":"24","unstructured":"[24] M. Kang, <i>et al.<\/i>: \u201cA 481 pJ\/decision 3.4 M decision\/s multifunctional deep in-memory inference processor using standard 6T SRAM array,\u201d ArXiv161007501 Cs (2016)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] J. Zhang, <i>et al.<\/i>: \u201cIn-memory computation of a machine-learning classifier in a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 915 (DOI: 10.1109\/JSSC.2016.2642198).","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"26","unstructured":"[26] S. Jeloka, <i>et al.<\/i>: \u201cA 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1009 (DOI: 10.1109\/JSSC.2016.2515510)."},{"key":"27","unstructured":"[27] S. Aga, <i>et al.<\/i>: \u201cCompute caches,\u201d 2017 IEEE Int. Symp. High-Perform. Comput. Arch. (2017) 481 (DOI: 10.1109\/HPCA.2017.21)."},{"key":"28","unstructured":"[28] D. A. Patterson and J. L. Hennessy: <i>Computer Organization and Design MIPS Edition: The Hardware\/Software Interface<\/i> (Newnes, 2013) 5th ed. 162."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Agrawal, <i>et al.<\/i>: \u201cX-SRAM: Enabling in-memory Boolean computations in CMOS static random access memories,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 4219 (DOI: 10.1109\/TCSI.2018.2848999).","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] A. Agrawal, <i>et al.<\/i>: \u201cXcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 3064 (DOI: 10.1109\/TCSI.2019.2907488).","DOI":"10.1109\/TCSI.2019.2907488"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20200005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,29]],"date-time":"2020-02-29T03:34:16Z","timestamp":1582947256000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/4\/17_17.20200005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200005","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}