{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:15:55Z","timestamp":1762607755174},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200009","type":"journal-article","created":{"date-parts":[[2020,2,6]],"date-time":"2020-02-06T22:05:02Z","timestamp":1581026702000},"page":"20200009-20200009","source":"Crossref","is-referenced-by-count":11,"title":["A 36 Gb\/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13 \u00b5m BiCMOS technology"],"prefix":"10.1587","volume":"17","author":[{"given":"Yinhang","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Physics and Mechanical Engineering, Jishou University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Physics and Mechanical Engineering, Jishou University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] H. Liu, <i>et al.<\/i>: \u201cA reconfigurable 28\/56 Gb\/s PAM4\/NRZ dual-mode SerDes with hardware-reuse,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2018) 978 (DOI: 10.1109\/ISCAS.2018.8351612)."},{"key":"2","unstructured":"[2] B. Zhang, <i>et al.<\/i>: \u201cA 28 Gb\/s multi-standard serial-link transceiver for backplane applications in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2015) 3089 (DOI: 10.1109\/ISSCC.2015.7062921)."},{"key":"3","unstructured":"[3] S. Agarwal and V. S. R. Pasupureddi: \u201cA 5-Gb\/s adaptive CTLE with eye-monitoring for multi-drop bus applications,\u201d IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) (2014) (DOI: 10.1109\/MWSCAS.2014.6908439)."},{"key":"4","unstructured":"[4] C. H. Lee, <i>et al.<\/i>: \u201cComparison of receiver equalization using first-order and second-order continuous-time linear equalizer in 45 nm process technology,\u201d International Conference on Intelligent and Advanced Systems (ICIAS2012) (DOI: 10.1109\/ICIAS.2012.6306122)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] G. Chen, <i>et al.<\/i>: \u201cA high efficient CTLE for 12.5 Gbps receiver of JESD204B standard,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180617 (DOI: 10.1587\/elex.15.20180617).","DOI":"10.1587\/elex.15.20180617"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] B. Razavi: \u201cThe decision-feedback equalizer [a circuit for all seasons],\u201d IEEE Solid-State Circuits Mag. <b>9<\/b> (2017) 13 (DOI: 10.1109\/MSSC.2017.2745939).","DOI":"10.1109\/MSSC.2017.2745939"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Im, <i>et al.<\/i>: \u201cA 40-to-56 Gb\/s PAM-4 receiver with ten-tap direct decision-feedback equalization in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3486 (DOI: 10.1109\/JSSC.2017.2749432).","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. F. Bulzacchelli, <i>et al.<\/i>: \u201cA 28-Gb\/s 4-tap FFE\/15-tap DFE serial link transceiver in 32-nm SOI CMOS technology,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 3232 (DOI: 10.1109\/JSSC.2012.2216414).","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J. Chen and R. Bashirullah: \u201cA 12.4-mW 4.5-Gb\/s receiver with majority-voting 1-tap speculative DFE in 0.13-\u00b5m CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 867 (DOI: 10.1109\/TCSII.2013.2281946).","DOI":"10.1109\/TCSII.2013.2281946"},{"key":"10","unstructured":"[10] M. Kim, <i>et al.<\/i>: \u201cA 24-mW 28 Gb\/s wireline receiver with low-frequency equalizing CTLE and 2-tap speculative DFE,\u201d IEEE International Symposium Circuits and Systems (2015) 1610 (DOI: 10.1109\/ISCAS.2015.7168957)."},{"key":"11","unstructured":"[11] W. Rahman, <i>et al.<\/i>: \u201cA 22.5-to-32 Gb\/s 3.2 pJ\/b referenceless baud-rate digital CDR with DFE and CTLE in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2017) 119 (DOI: 10.1109\/ISSCC.2017.7870290)."},{"key":"12","unstructured":"[12] D. Yoo, <i>et al.<\/i>: \u201cA 36 Gb\/s adaptive baud-rate CDR with CTLE and 1-tap DFE in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2019) 126 (DOI: 10.1109\/ISSCC.2019.8662379)."},{"key":"13","unstructured":"[13] L. X. Tang, <i>et al.<\/i>: \u201cA 32 Gb\/s 133 mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2018) 113 (DOI: 10.1109\/ISSCC.2018.8310210)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Won, <i>et al.<\/i>: \u201cA 28-Gb\/s receiver with self-contained adaptive equalization and sampling point control using stochastic sigma-tracking eye-opening monitor,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 664 (DOI: 10.1109\/TCSI.2016.2614349).","DOI":"10.1109\/TCSI.2016.2614349"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. H. Kim, <i>et al.<\/i>: \u201cA 21-Gbit\/s 1.63-Pj\/bit adaptive CTLE and one-tap DFE with single loop spectrum balancing method,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 789 (DOI: 10.1109\/TVLSI.2015.2418579).","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"16","unstructured":"[16] Y.-F. Lin, <i>et al.<\/i>: \u201cA 5\u201320 Gb\/s power scalable adaptive linear equalizer using edge counting,\u201d IEEE Asian Solid-State Circuits Conference (2014) 273 (DOI: 10.1109\/ASSCC.2014.7008913)."},{"key":"17","unstructured":"[17] J. Savoj, <i>et al.<\/i>: \u201cWideband flexible-reach techniques for a 0.5\u201316.3 Gb\/s fully-adaptive transceiver in 20 nm CMOS,\u201d IEEE 2014 Custom Integrated Circuits Conference (2014) 3286 (DOI: 10.1109\/CICC.2014.6945980)."},{"key":"18","unstructured":"[18] H. Won, <i>et al.<\/i>: \u201cAn on-chip stochastic sigma-tracking eye-opening monitor for ber-optimal adaptive equalization,\u201d IEEE Custom Integrated Circuits Conference (CICC) (2015) 1645 (DOI: 10.1109\/CICC.2015.7338374)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] W. S. Kim, <i>et al.<\/i>: \u201cA 5.4-Gbit\/s adaptive continuous-time linear equalizer using asynchronous under sampling histograms,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>59<\/b> (2012) 553 (DOI: 10.1109\/TCSII.2012.2208671).","DOI":"10.1109\/TCSII.2012.2208671"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] H. Wu, <i>et al.<\/i>: \u201cA 5 Gb\/s CMOS adaptive equalizer for serial link,\u201d J. Semicond. <b>39<\/b> (2018) 045003 (DOI: 10.1088\/1674-4926\/39\/4\/045003).","DOI":"10.1088\/1674-4926\/39\/4\/045003"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] C. Cai, <i>et al.<\/i>: \u201c5\u201320 Gbit\/s adaptive CTLE with spectrum balancing method,\u201d Electron. Lett. <b>54<\/b> (2018) 274 (DOI: 10.1049\/el.2017.4225).","DOI":"10.1049\/el.2017.4225"},{"key":"22","unstructured":"[22] C. Jiang and Q. S. Hu: \u201cA 6.25 Gb\/s adaptive analog equalizer in 0.18 \u00b5m CMOS technology for high-speed SerDes,\u201d International Conference on Computer Science and Network Technology (2012) 266 (DOI: 10.1109\/ICCSNT.2012.6525935)."},{"key":"23","unstructured":"[23] H. Miyaoka, <i>et al.<\/i>: \u201cA 28.3 Gb\/s 7.3 pj\/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS,\u201d IEEE Symposium on VLSI Circuits (VLSI-Circuits) (2016) 0635 (DOI: 10.1109\/VLSIC.2016.7573472)."},{"key":"24","unstructured":"[24] J. Han, <i>et al.<\/i>: \u201cDesign techniques for a 60 Gb\/s 173 mW wireline receiver frontend in 65 nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 871 (DOI: 10.1109\/JSSC.2016.2519389)."},{"key":"25","unstructured":"[25] J. Im, <i>et al.<\/i>: \u201cA 40-to-56 Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16 nm FinFET,\u201d ISSCC Dig. Tech. Papers (2017) 118 (DOI: 10.1109\/ISSCC.2017.7870287)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] S. Ibrahim and B. Razavi: \u201cLow-power CMOS equalizer design for 20-Gb\/s systems,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1321 (DOI: 10.1109\/JSSC.2011.2134450).","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] E. Depaoli, <i>et al.<\/i>: \u201cA 64 Gb\/s low-power transceiver for short-reach PAM-4 electrical links in 28-nm FDSOI CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 6 (DOI: 10.1109\/JSSC.2018.2873602).","DOI":"10.1109\/JSSC.2018.2873602"},{"key":"28","unstructured":"[28] J. Savoj, <i>et al.<\/i>: \u201cDesign of high-speed wireline transceivers for backplane communications in 28 nm CMOS,\u201d IEEE 2012 Custom Integrated Circuits Conference (2013) 1556 (DOI: 10.1109\/CICC.2012.6330580)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] Y. H. Zhang and Q. Hu: \u201cA 33 Gb\/s combined adaptive CTLE and half-rate look-ahead DFE in 0.13 \u00b5m BiCMOS technology for serial link,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20170764 (DOI: 10.1587\/elex.15.20170764).","DOI":"10.1587\/elex.15.20170764"},{"key":"30","unstructured":"[30] M. S. Jalali, <i>et al.<\/i>: \u201cA 4-lane 1.25\u201328.05 Gb\/s multi-standard 6 pJ\/bit 40 dB transceiver in 14 nm FinFet with independent TX\/RX rate support,\u201d ISSCC Dig. Tech. Papers (2018) 105 (DOI: 10.1109\/ISSCC.2018.8310206)."},{"key":"31","unstructured":"[31] M.-K. Zhang and Q.-S. Hu: \u201cA 24 Gb\/s high speed adaptive combined equalizer for backplane communication,\u201d Chin. J. Electron. Papers <b>45<\/b> (2017) 1608 (DOI: 10.3969\/j.issn.0372-2112.2017.07.009)."},{"key":"32","unstructured":"[32] A. Cevrero, <i>et al.<\/i>: \u201cA 100 Gb\/s 1.1 pJ\/b PAM-4 RX with dual-mode 1-tap PAM-4\/3-tap NRZ speculative DFE in 14 nm CMOS FinFET,\u201d ISSCC Dig. Tech. Papers (2019) 112 (DOI: 10.1109\/ISSCC.2019.8662495)."},{"key":"33","unstructured":"[33] S. Parikh, <i>et al.<\/i>: \u201cA 32 Gb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2013) 27 (DOI: 10.1109\/ISSCC.2013.6487622)."},{"key":"34","doi-asserted-by":"publisher","unstructured":"[34] U. Singh, <i>et al.<\/i>: \u201cA 780 mW 4 \u00d7 28 Gb\/s transceiver for 100 GbE gearbox PHY in 40 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 3116 (DOI: 10.1109\/JSSC.2014.2352299).","DOI":"10.1109\/JSSC.2014.2352299"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/5\/17_17.20200009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,14]],"date-time":"2020-03-14T03:30:50Z","timestamp":1584156650000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/5\/17_17.20200009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":34,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200009","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}