{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T16:23:34Z","timestamp":1787502214287,"version":"build-2736575974"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200015","type":"journal-article","created":{"date-parts":[[2020,3,23]],"date-time":"2020-03-23T18:04:16Z","timestamp":1584986656000},"page":"20200015-20200015","source":"Crossref","is-referenced-by-count":3,"title":["Read disturb-aware write scheduling and data reallocation in SSDs"],"prefix":"10.1587","volume":"17","author":[{"given":"Bowen","family":"Huang","sequence":"first","affiliation":[{"name":"College of Computer and Information Science, Southwest University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianwei","family":"Liao","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University"},{"name":"School of Computer Science and Engineering, Huaihua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Li","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhigang","family":"Cai","sequence":"additional","affiliation":[{"name":"College of Computer and Information Science, Southwest University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanquan","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Huaihua University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Bez, <i>et al.<\/i>: \u201cIntroduction to flash memory,\u201d Proc. IEEE <b>91<\/b> (2003) 489 (DOI: 10.1109\/JPROC.2003.811702).","DOI":"10.1109\/JPROC.2003.811702"},{"key":"2","unstructured":"[2] Y. Cai, <i>et al.<\/i>: \u201cRead disturb errors in MLC NAND flash memory,\u201d arXiv preprint arXiv:1805.03283 (2018)."},{"key":"3","unstructured":"[3] X. Shi, <i>et al.<\/i>: \u201cProgram error rate-based wear leveling for NAND flash memory,\u201d DATE (2018) 1241 (DOI: 10.23919\/DATE.2018.8342205)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] W. Lee, <i>et al.<\/i>: \u201cInterpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2033 (DOI: 10.1109\/TVLSI.2019.2912228).","DOI":"10.1109\/TVLSI.2019.2912228"},{"key":"5","unstructured":"[5] Y. Cai, <i>et al.<\/i>: \u201cData retention in MLC NAND flash memory: Characterization, optimization, and recovery,\u201d HPCA (2015) 551 (DOI: 10.1109\/HPCA.2015.7056062)."},{"key":"6","unstructured":"[6] W. Lee, <i>et al.<\/i>: \u201cInterpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages,\u201d Intel Technology Journal (ITJ) <b>17<\/b> (2013) 140."},{"key":"7","unstructured":"[7] R. S. Liu, <i>et al.<\/i>: \u201cOptimizing NAND flash-based SSDs via retention relaxation,\u201d FAST (2012) 11."},{"key":"8","unstructured":"[8] N. Mielke, <i>et al.<\/i>: \u201cBit error rate in NAND flash memories,\u201d Reliability Physics Symposium (IRPS) (2008) 9 (DOI: 10.1109\/RELPHY.2008.4558857)."},{"key":"9","unstructured":"[9] B. Choi, <i>et al.<\/i>: \u201cComprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND flash memory,\u201d IEEE Symposium on VLSI Technology (2016) 1 (DOI: 10.1109\/VLSIT.2016.7573385)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K.-T. Park, <i>et al.<\/i>: \u201cA zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 919 (DOI: 10.1109\/JSSC.2008.917558).","DOI":"10.1109\/JSSC.2008.917558"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J.-D. Lee, <i>et al.<\/i>: \u201cEffects of floating-gate interference on NAND flash memory cell operation,\u201d IEEE Electron Device Lett. <b>23<\/b> (2002) 264 (DOI: 10.1109\/55.998871).","DOI":"10.1109\/55.998871"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] L. Yang, <i>et al.<\/i>: \u201cWord line interference based data recovery technique for 3D NAND flash,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180762 (DOI: 10.1587\/elex.15.20180762).","DOI":"10.1587\/elex.15.20180762"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] N. Li, <i>et al.<\/i>: \u201cA page lifetime-aware scrubbing scheme for improving reliability of flash-based SSD,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170831 (DOI: 10.1587\/elex.14.20170831).","DOI":"10.1587\/elex.14.20170831"},{"key":"14","unstructured":"[14] Y. Cai, <i>et al.<\/i>: \u201cError patterns in MLC NAND flash memory: Measurement, characterization, and analysis,\u201d DATE (2012) 521 (DOI: 10.1109\/DATE.2012.6176524)."},{"key":"15","unstructured":"[15] I. Narayanan, <i>et al.<\/i>: \u201cSSD failures in datacenters: What? when? and why?,\u201d SYSTOR <b>44<\/b> (2016) 1 (DOI: 10.1145\/2928275.2928278)."},{"key":"16","unstructured":"[16] M. Bjorling, <i>et al.<\/i>: \u201cLightNVM: The Linux open-channel SSD subsystem,\u201d FAST (2017) 359."},{"key":"17","unstructured":"[17] Y. Cai, <i>et al.<\/i>: \u201cRead disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery,\u201d DSN (2015) 438 (DOI: 10.1109\/DSN.2015.49)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] K. Ha, <i>et al.<\/i>: \u201cAn integrated approach for managing read disturbs in high-density NAND flash memory,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>35<\/b> (2016) 1079 (DOI: 10.1109\/TCAD.2015.2504868).","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"19","unstructured":"[19] T. Wu, <i>et al.<\/i>: \u201cFlash read disturb management using adaptive cell bit-density with in-place reprogramming,\u201d DATE (2018) 325 (DOI: 10.23919\/DATE.2018.8342030)."},{"key":"20","unstructured":"[20] L. M. Grupp, <i>et al.<\/i>: \u201cThe bleak future of NAND flash memory,\u201d FAST (2012) 2."},{"key":"21","unstructured":"[21] C.-Y. Liu, <i>et al.<\/i>: \u201cRead leveling for flash storage systems,\u201d SYSTOR <b>35<\/b> (2015) 1079 (DOI: 10.1145\/2757667.2757679)."},{"key":"22","unstructured":"[22] J. Werner, <i>et al.<\/i>: U.S. Patent Application 13\/729966 (2014)."},{"key":"23","unstructured":"[23] Y. Seo, <i>et al.<\/i>: U.S. Patent 14\/081371 (2013)."},{"key":"24","unstructured":"[24] Y. Sakamoto, <i>et al.<\/i>: <i>Akaike Information Criterion Statistics<\/i> (D. Reidel, Dordrecht, The Netherlands, 1986) 81."},{"key":"25","unstructured":"[25] N. Kim and J. Jang: U.S. Patent 8 203 881 (2012)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] J. Li, <i>et al.<\/i>: \u201cFrequent pattern-based mapping at flash translation layer of solid-state drives,\u201d IEEE Access (2019) 95233 (DOI: 10.1109\/ACCESS.2019.2929056).","DOI":"10.1109\/ACCESS.2019.2929056"},{"key":"27","unstructured":"[27] M. Fukuchi, <i>et al.<\/i>: \u201c20% system-performance gain of 3D charge-trap TLC NAND flash over 2D floating-gate MLC NAND flash for SCM\/NAND flash hybrid SSD,\u201d ISCAS (2018) 1 (DOI: 10.1109\/ISCAS.2018.8351309)."},{"key":"28","unstructured":"[28] Y. Du, <i>et al.<\/i>: \u201cEnhancing SSD performance with LDPC-aware garbage collection,\u201d NVMSA (2017) 1 (DOI: 10.1109\/NVMSA.2017.8064481)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] D. Narayanan, <i>et al.<\/i>: \u201cWrite off-loading: Practical power management for enterprise storage,\u201d ACM TOS (2008) 1 (DOI: 10.1145\/1416944.1416949).","DOI":"10.1145\/1416944.1416949"},{"key":"30","unstructured":"[30] Search Engine I\/O. http:\/\/traces.cs.umass.edu\/index.php\/Storage\/Storage."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/8\/17_17.20200015\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T23:30:45Z","timestamp":1587771045000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/8\/17_17.20200015\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200015","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}