{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T05:33:58Z","timestamp":1672464838458},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200024","type":"journal-article","created":{"date-parts":[[2020,2,25]],"date-time":"2020-02-25T22:04:15Z","timestamp":1582668255000},"page":"20200024-20200024","source":"Crossref","is-referenced-by-count":1,"title":["All-digital half-rate referenceless CDR with single direction frequency sweep scheme using asymmetric binary phase detector"],"prefix":"10.1587","volume":"17","author":[{"given":"Changzhi","family":"Yu","sequence":"first","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Himchan","family":"Park","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Qiwei","family":"Huang","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Daewung","family":"Lee","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Hyunmook","family":"Kim","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Hyunbae","family":"Lee","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]},{"given":"Jinwook","family":"Burm","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Sogang University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] D. Kim, <i>et al.<\/i>: \u201cA 15-gb\/s sub-baud-rate digital cdr,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 685 (DOI: 10.1109\/JSSC.2018.2885540).","DOI":"10.1109\/JSSC.2018.2885540"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Kim, <i>et al.<\/i>: \u201cA 10-gb\/s reference-less baud-rate cdr for low power consumption with the direct feedback method,\u201d IEEE Trans. Circuits Syst., II, Exp. Briefs <b>65<\/b> (2018) 1539 (DOI: 10.1109\/TCSII.2017.2758923).","DOI":"10.1109\/TCSII.2017.2758923"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. Park, <i>et al.<\/i>: \u201cA 6.7\u201311.2 gb\/s, 2.25 pj\/bit, single-loop referenceless cdr with multi-phase, oversampling pfd in 65-nm cmos,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2982 (DOI: 10.1109\/JSSC.2018.2859947).","DOI":"10.1109\/JSSC.2018.2859947"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Jin, <i>et al.<\/i>: \u201cA 0.75\u20133.0-gb\/s dual-mode temperature-tolerant referenceless cdr with a deadzone-compensated frequency detector,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2994 (DOI: 10.1109\/JSSC.2018.2856243).","DOI":"10.1109\/JSSC.2018.2856243"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] W. Rahman, <i>et al.<\/i>: \u201cA 22.5-to-32-gb\/s 3.2-pj\/b referenceless baud-rate digital cdr with dfe and ctle in 28-nm cmos,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3517 (DOI: 10.1109\/JSSC.2017.2744661).","DOI":"10.1109\/JSSC.2017.2744661"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. H. Yoon, <i>et al.<\/i>: \u201cA dc-to-12.5 gb\/s 9.76 mw\/gb\/s all-rate cdr with a single lc vco in 90 nm cmos,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 856 (DOI: 10.1109\/JSSC.2016.2646803).","DOI":"10.1109\/JSSC.2016.2646803"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K. Lee and J. Y. Sim: \u201cA 0.8-to-6.5 gb\/s continuous-rate reference-less digital cdr with half-rate common-mode clock-embedded signaling,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 482 (DOI: 10.1109\/TCSI.2016.2528480).","DOI":"10.1109\/TCSI.2016.2528480"},{"key":"8","unstructured":"[8] G. Shu, <i>et al.<\/i>: \u201cA 4-to-10.5 gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 428 (DOI: 10.1109\/JSSC.2015.2497963)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Choi, <i>et al.<\/i>: \u201cA 0.65-to-10.5 gb\/s reference-less cdr with asynchronous baud-rate sampling for frequency acquisition and adaptive equalization,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 276 (DOI: 10.1109\/TCSI.2015.2512713).","DOI":"10.1109\/TCSI.2015.2512713"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. H. Chu, <i>et al.<\/i>: \u201cA 22 to 26.5 gb\/s optical receiver with all-digital clock and data recovery in a 65 nm cmos process,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2603 (DOI: 10.1109\/JSSC.2015.2465843).","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. S. Jalali, <i>et al.<\/i>: \u201cA reference-less single-loop half-rate binary cdr,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2037 (DOI: 10.1109\/JSSC.2015.2429714).","DOI":"10.1109\/JSSC.2015.2429714"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Huang, <i>et al.<\/i>: \u201cAn 8.2 gb\/s-to-10.3 gb\/s full-rate linear referenceless cdr without frequency detector in 0.18 um cmos,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2048 (DOI: 10.1109\/JSSC.2015.2427332).","DOI":"10.1109\/JSSC.2015.2427332"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J. Han, <i>et al.<\/i>: \u201c0.6\u20132.7-gb\/s referenceless parallel cdr with a stochastic dispersion-tolerant frequency acquisition technique,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1219 (DOI: 10.1109\/TVLSI.2013.2268862).","DOI":"10.1109\/TVLSI.2013.2268862"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] G. Shu, <i>et al.<\/i>: \u201cA reference-less clock and data recovery circuit using phase-rotating phase-locked loop,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1036 (DOI: 10.1109\/JSSC.2013.2296152).","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] N. Kocaman, <i>et al.<\/i>: \u201cAn 8.5\u201311.5-gbps sonet transceiver with referenceless frequency acquisition,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1875 (DOI: 10.1109\/JSSC.2013.2259033).","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] W. S. Titus and J. G. Kenney: \u201cA 5.6 ghz to 11.5 ghz dco for digital dual loop cdrs,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1123 (DOI: 10.1109\/JSSC.2012.2185572).","DOI":"10.1109\/JSSC.2012.2185572"},{"key":"17","unstructured":"[17] S. K. Lee, <i>et al.<\/i>: \u201cA 650 mb\/s-to-8 gb\/s referenceless cdr circuit with automatic acquisition of data rate,\u201d 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (2009) 184 (DOI: 10.1109\/ISSCC.2009.4977369)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] P. K. Hanumolu, <i>et al.<\/i>: \u201cA wide-tracking range clock and data recovery circuit,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 425 (DOI: 10.1109\/JSSC.2007.914290).","DOI":"10.1109\/JSSC.2007.914290"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] D. Dalton, <i>et al.<\/i>: \u201cA 12.5-mb\/s to 2.7-gb\/s continuous-rate cdr with automatic frequency acquisition and data-rate readback,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2713 (DOI: 10.1109\/JSSC.2005.856577).","DOI":"10.1109\/JSSC.2005.856577"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Yu, <i>et al.<\/i>: \u201c8\u201310 gbit\/s full synthesised continuous-half-rate reference-less all-digital cdr with sub-harmonic frequency extraction,\u201d Electron. Lett. <b>54<\/b> (2018) 1156 (DOI: 10.1049\/el.2018.6145).","DOI":"10.1049\/el.2018.6145"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] J. L. Sonntag and J. Stonick: \u201cA digital clock and data recovery architecture for multi-gigabit\/s binary links,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1867 (DOI: 10.1109\/JSSC.2006.875292).","DOI":"10.1109\/JSSC.2006.875292"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] B. Nikolic, <i>et al.<\/i>: \u201cImproved sense-amplifier-based flip-flop: Design and measurements,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 876 (DOI: 10.1109\/4.845191).","DOI":"10.1109\/4.845191"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M. Verbeke, <i>et al.<\/i>: \u201cA 1.8-pj\/b, 12.5\u201325-gb\/s wide range all-digital clock and data recovery circuit,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 470 (DOI: 10.1109\/JSSC.2017.2755690).","DOI":"10.1109\/JSSC.2017.2755690"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] M. Rau, <i>et al.<\/i>: \u201cClock\/data recovery pll using half-frequency clock,\u201d IEEE J. Solid-State Circuits <b>32<\/b> (1997) 1156 (DOI: 10.1109\/4.597310).","DOI":"10.1109\/4.597310"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] C.-K. K. Yang, <i>et al.<\/i>: \u201cA 0.5-\/spl mu\/m CMOS 4.0-Gbit\/s serial link transceiver with data recovery using oversampling,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 713 (DOI: 10.1109\/4.668986).","DOI":"10.1109\/4.668986"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] R. Inti, <i>et al.<\/i>: \u201cA 0.5-to-2.5 gb\/s reference-less half-rate digital cdr with unlimited frequency acquisition range and improved input duty-cycle error tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 3150 (DOI: 10.1109\/JSSC.2011.2168872).","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"27","unstructured":"[27] D. S. Kim, <i>et al.<\/i>: \u201cA 0.3\u20131.4 ghz all-digital fractional-n pll with adaptive loop gain controller,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2300 (DOI: 10.1109\/JSSC.2010.2064050)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] V. Kratyuk, <i>et al.<\/i>: \u201cA design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy,\u201d IEEE Trans. Circuits Syst., II, Exp. Briefs <b>54<\/b> (2007) 247 (DOI: 10.1109\/TCSII.2006.889443).","DOI":"10.1109\/TCSII.2006.889443"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] S. Tertinek, <i>et al.<\/i>: \u201cBinary phase detector gain in bang-bang phase-locked loops with dco jitter,\u201d IEEE Trans. Circuits Syst., II, Exp. Briefs <b>57<\/b> (2010) 941 (DOI: 10.1109\/TCSII.2010.2083110).","DOI":"10.1109\/TCSII.2010.2083110"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] W. Yin, <i>et al.<\/i>: \u201cA tdc-less 7 mw 2.5 gb\/s digital cdr with linear loop dynamics and offset-free data recovery,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 3163 (DOI: 10.1109\/JSSC.2011.2168873).","DOI":"10.1109\/JSSC.2011.2168873"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/6\/17_17.20200024\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,28]],"date-time":"2020-03-28T03:31:20Z","timestamp":1585366280000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/6\/17_17.20200024\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200024","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}