{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T02:20:32Z","timestamp":1648606832236},"reference-count":29,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200025","type":"journal-article","created":{"date-parts":[[2020,2,25]],"date-time":"2020-02-25T22:04:16Z","timestamp":1582668256000},"page":"20200025-20200025","source":"Crossref","is-referenced-by-count":0,"title":["SPICE simulation of 32-kHz crystal-oscillator operation based on Si tunnel FET"],"prefix":"10.1587","volume":"17","author":[{"given":"Tetsufumi","family":"Tanamoto","sequence":"first","affiliation":[{"name":"Dept. of Information and Electronic Engineering, Teikyo University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chika","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Memory Division, Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Takagi","sequence":"additional","affiliation":[{"name":"School of Engineering, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] A. M. Ionescu and H. Riel: \u201cTunnel field effect transistors as energy efficient electronic switches,\u201d Nature <b>479<\/b> (2011) 329 (DOI: 10.1038\/nature10679).","DOI":"10.1038\/nature10679"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. K. Bhuwalka, <i>et al.<\/i>: \u201cA simulation approach to optimize the electrical parameters of a vertical tunnel FET,\u201d IEEE Trans. Electron Devices <b>52<\/b> (2005) 1541 (DOI: 10.1109\/TED.2005.850618).","DOI":"10.1109\/TED.2005.850618"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] F. Mayer, <i>et al.<\/i>: \u201cStatic and dynamic TCAD analysis of IMOS performance: From the single device to the circuit,\u201d IEEE Trans. Electron Devices <b>53<\/b> (2006) 1852 (DOI: 10.1109\/TED.2006.877372).","DOI":"10.1109\/TED.2006.877372"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] R. Kumar: \u201cNCMOS: A high performance CMOS logic,\u201d IEEE J. Solid-State Circuits <b>29<\/b> (1994) 631 (DOI: 10.1109\/4.284718).","DOI":"10.1109\/4.284718"},{"key":"5","unstructured":"[5] C. Hu, <i>et al.<\/i>: \u201cProspect of tunneling green transistor for 0.1 V CMOS,\u201d IEDM Dig. Tech. Papers (2010) 16.1.1 (DOI: 10.1109\/IEDM.2010.5703372)."},{"key":"6","unstructured":"[6] C. Hu, <i>et al.<\/i>: \u201cGreen transistor - A VDD scaling path for future low power ICs,\u201d VLSI Tech. Dig. (2008) 14 (DOI: 10.1109\/VTSA.2008.4530776)."},{"key":"7","unstructured":"[7] C. Hu: \u201cReduce IC power consumption by &gt;10x with a green transistor?,\u201d IEEE 2009 Device Research Conference (2009) 22 (DOI: 10.1109\/DRC.2009.5354973)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P.-F. Wang, <i>et al.<\/i>: \u201cComplementary tunneling transistor for low power application,\u201d Solid-State Electron. <b>48<\/b> (2004) 2281 (DOI: 10.1016\/j.sse.2004.04.006).","DOI":"10.1016\/j.sse.2004.04.006"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. C. Seabaugh and Q. Zhang: \u201cLow-voltage tunnel transistors for beyond CMOS logic,\u201d Proc. IEEE <b>98<\/b> (2010) 2095 (DOI: 10.1109\/JPROC.2010.2070470).","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] H. Lu and A. Seabaugh: \u201cTunnel field-effect transistors: State-of-the-art,\u201d IEEE J. Electron Devices Soc. <b>2<\/b> (2014) 44 (DOI: 10.1109\/JEDS.2014.2326622).","DOI":"10.1109\/JEDS.2014.2326622"},{"key":"11","unstructured":"[11] S. Takagi, <i>et al.<\/i>: \u201cTunneling MOSFET technologies using III\u2013V\/Ge materials,\u201d IEEE IEDM Tech. Dig. (2016) 516 (DOI: 10.1109\/IEDM.2016.7838454)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] D. E. Nikonov and I. A. Young: \u201cBenchmarking of beyond-CMOS exploratory devices for logic integrated circuits,\u201d IEEE J. Explor. Solid-State Computat. <b>1<\/b> (2015) 3 (DOI: 10.1109\/JXCDC.2015.2418033).","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"13","unstructured":"[13] R. Mukundrajan, <i>et al.<\/i>: \u201cUltra low power circuit design using tunnel FETs,\u201d 2012 IEEE Computer Society Annual Symposium on VLSI (2012) (DOI: 10.1109\/ISVLSI.2012.70)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] C. Pan and A. Naeemi: \u201cAn expanded benchmarking of beyond-CMOS devices based on Boolean and neuromorphic representative circuits,\u201d IEEE J. Explor. Solid-State Computat. <b>3<\/b> (2017) 101 (DOI: 10.1109\/JXCDC.2018.2793536).","DOI":"10.1109\/JXCDC.2018.2793536"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M. O. Li, <i>et al.<\/i>: \u201cSingle particle transport in two-dimensional heterojunction interlayer tunneling field effect transistor,\u201d J. Appl. Phys. <b>115<\/b> (2014) 074508 (DOI: 10.1063\/1.4866076).","DOI":"10.1063\/1.4866076"},{"key":"16","unstructured":"[16] M. Kim, <i>et al.<\/i>: \u201cHigh Ion\/Ioff Ge-source ultrathin body strained-SOI tunnel FETs,\u201d IEEE IEDM Tech. Dig. Papers (2014) (DOI: 10.1109\/IEDM.2014.7047043)."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. Takagi, <i>et al.<\/i>: \u201cIII\u2013V\/Ge channel MOS device technologies in nano CMOS era,\u201d Jpn. J. Appl. Phys. <b>54<\/b> (2015) 06FA01 (DOI: 10.7567\/JJAP.54.06FA01).","DOI":"10.7567\/JJAP.54.06FA01"},{"key":"18","unstructured":"[18] K. Kato <i>et al.<\/i>: \u201cProposal and demonstration of oxide-semiconductor\/(Si, SiGe, Ge) bilayer tunneling field effect transistor with type-II energy band alignment,\u201d IEEE IEDM Tech. Dig. Papers (2017) 15.6 (DOI: 10.1109\/IEDM.2017.8268398)."},{"key":"19","unstructured":"[19] T. Mori, <i>et al.<\/i>: \u201cDemonstrating performance improvement of complementary TFET circuits by ION enhancement based on isoelectronic trap technology,\u201d IEEE IEDM Tech. Dig. Papers (2016) 512 (DOI: 10.1109\/IEDM.2016.7838453)."},{"key":"20","unstructured":"[20] S. Takagi, <i>et al.<\/i>: \u201cIII\u2013V and Ge tunneling FET technologies for low power LSIs,\u201d IEEE VLSI Symposium Tech. Dig. Papers (2015) T22 (DOI: 10.1109\/VLSIT.2015.7223687)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] P. C. Huang, <i>et al.<\/i>: \u201cInvestigation of electrical characteristics of vertical junction Si n-type tunnel FET,\u201d IEEE Trans. Electron Devices <b>65<\/b> (2018) 5511 (DOI: 10.1109\/TED.2018.2874534).","DOI":"10.1109\/TED.2018.2874534"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] T. Tanamoto, <i>et al.<\/i>: \u201cSPICE simulation of tunnel FET aiming at 32 kHz crystal-oscillator operation,\u201d IEICE Electron. Express <b>15<\/b> (2017) 1232 (DOI: 10.1587\/elex.15.20171232).","DOI":"10.1587\/elex.15.20171232"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[24] K. Kukita, <i>et al.<\/i>: \u201cSimulation of planar single-gate Si tunnel FET with average subthreshold swing of less than 60 mV\/decade for 0.3 V operation,\u201d Jpn. J. Appl. Phys. <b>57<\/b> (2018) 04FD09 (DOI: 10.7567\/JJAP.57.04FD09).","DOI":"10.7567\/JJAP.57.04FD09"},{"key":"24","unstructured":"[25] Predictive Technology Model (PTM), http:\/\/ptm.asu.edu\/."},{"key":"25","unstructured":"[26] P. Patel: \u201cDepartment of electrical engineering and computer sciences,\u201d Dr. Thesis, University of California, Berkley (2010)."},{"key":"26","unstructured":"[27] T. Mori, <i>et al.<\/i>: \u201cEOT scaling in tunnel field-effect transistors: Trade-off between subthreshold steepness and gate leakage,\u201d Ext. Abstr. SSDM (2012) 74 (DOI: 10.7567\/SSDM.2012.PS-3-5)."},{"key":"27","unstructured":"[28] K. Jeon, <i>et al.<\/i>: \u201cSi tunnel transistors with a novel silicided source and 46 mV\/dec swing,\u201d IEEE VLSI Tech. Dig. (2010) 121 (DOI: 10.1109\/VLSIT.2010.5556195)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[29] S. Mookerjea, <i>et al.<\/i>: \u201cOn enhanced Miller capacitance effect in interband tunnel transistors,\u201d IEEE Electron Device Lett. <b>30<\/b> (2009) 1102 (DOI: 10.1109\/LED.2009.2028907).","DOI":"10.1109\/LED.2009.2028907"},{"key":"29","unstructured":"[30] https:\/\/global.kyocera.com\/prdct\/electro\/product\/pdf\/hand_e.pdf."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/6\/17_17.20200025\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,28]],"date-time":"2020-03-28T03:31:22Z","timestamp":1585366282000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/6\/17_17.20200025\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":29,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200025","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}