{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T21:14:20Z","timestamp":1764364460195},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1587\/elex.17.20200035","type":"journal-article","created":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T22:04:18Z","timestamp":1583791458000},"page":"20200035-20200035","source":"Crossref","is-referenced-by-count":4,"title":["A low critical path delay structure for composite field AES S-box based on constant matrices multiplication merging"],"prefix":"10.1587","volume":"17","author":[{"given":"Xiaoqiang","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"},{"name":"Key Laboratory of Advanced Perception and Intelligent Control of High-end Equipment, Ministry of Education"},{"name":"College of Electrical Engineering, Anhui Polytechnic University"}]},{"given":"Xinggan","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}]},{"given":"Lan","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}]},{"given":"Xinxing","family":"Zheng","sequence":"additional","affiliation":[{"name":"College of Information Engineering, Wuhu Institute of Technology"}]},{"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[{"name":"Key Laboratory of Advanced Perception and Intelligent Control of High-end Equipment, Ministry of Education"},{"name":"College of Electrical Engineering, Anhui Polytechnic University"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] National Institute of Standards and Technology (NIST): Advanced Encryption Standard (AES) FIPS Publication 197. http:\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf, Nov. 2001."},{"key":"2","unstructured":"[2] X. Zhang, <i>et al.<\/i>: \u201cThe design method of compact composite field AES S-box based on AND-XOR array structure,\u201d IEEE Conference on Industrial Electronics and Applications-ICIEA (2017) 1881 (DOI: 10.1109\/ICIEA.2017.8283145)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. M. Wong, <i>et al.<\/i>: \u201cComposite field <i>GF<\/i>(((2<sup>2<\/sup>)<sup>2<\/sup>)<sup>2<\/sup>) Advanced Encryption Standard (AES) S-box with algebraic normal form representation in the subfield inversion,\u201d IET Circuits Dev. Syst. <b>5<\/b> (2011) 471 (DOI: 10.1049\/iet-cds.2010.0435).","DOI":"10.1049\/iet-cds.2010.0435"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. M. Wong, <i>et al.<\/i>: \u201cConstruction of optimum composite field architecture for compact high-throughput AES S-boxes,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 1151 (DOI: 10.1109\/TVLSI.2011.2141693).","DOI":"10.1109\/TVLSI.2011.2141693"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Morioka and A. Satoh: \u201cA 10-Gbps full-AES crypto design with a twisted BDD S-box architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 686 (DOI: 10.1109\/TVLSI.2004.830936).","DOI":"10.1109\/TVLSI.2004.830936"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Chen, <i>et al.<\/i>: \u201cEnergy-efficient and security-optimized AES hardware design for ubiquitous computing,\u201d J. Syst. Eng. Electron. <b>19<\/b> (2008) 652 (DOI: 10.1016\/S1004-4132(08)60134-6).","DOI":"10.1016\/S1004-4132(08)60134-6"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Hodjat and I. Verbauwhede: \u201cArea-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors,\u201d IEEE Trans. Comput. <b>55<\/b> (2006) 366 (DOI: 10.1109\/TC.2006.49).","DOI":"10.1109\/TC.2006.49"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. H. Zeng, <i>et al.<\/i>: \u201cLow-power clock-less hardware implementation of the Rijndael S-box for wireless sensor networks,\u201d J. China Univ. Post Telecommun. <b>14<\/b> (2007) 104 (DOI: 10.1016\/S1005-8885(08)60047-3).","DOI":"10.1016\/S1005-8885(08)60047-3"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. Dogan, <i>et al.<\/i>: \u201cAnalyzing and comparing the AES architectures for their power consumption,\u201d J. Intell. Manuf. <b>25<\/b> (2014) 263 (DOI: 10.1007\/s10845-012-0671-4).","DOI":"10.1007\/s10845-012-0671-4"},{"key":"10","unstructured":"[10] Z. Liu, <i>et al.<\/i>: \u201cA low-power and compact AES S-box IP in 0.25 \u00b5m CMOS for wireless sensor network,\u201d Proc. of the 2007 IEEE International Conference on Mechatronics and Automation (2007) 723 (DOI: 10.1109\/ICMA.2007.4303633)."},{"key":"11","unstructured":"[11] S. Morioka and A. Satoh: \u201cAn optimized S-box circuit architecture for low power AES design,\u201d Workshop on Cryptographic Hardware and Embedded Systems (CHES 2002), LNCS <b>2523<\/b> (2003) 172 (DOI: 10.1007\/3-540-36400-5_14)."},{"key":"12","unstructured":"[12] D. Canright: \u201cA very compact S-box for AES,\u201d 7th Int. Workshop on Cryptographic Hardware &amp; Embedded Systems-CHES, LNCS <b>3659<\/b> (2005) 441 (DOI: 10.1007\/11545262_32)."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] X. Zhang and K. K. Parhi: \u201cOn the optimum constructions of composite field for the AES algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 1153 (DOI: 10.1109\/TCSII.2006.882217).","DOI":"10.1109\/TCSII.2006.882217"},{"key":"14","unstructured":"[14] Y. Nogami, <i>et al.<\/i>: \u201cMixed bases for efficient inversion in F((2<sup>2<\/sup>)<sup>2<\/sup>)<sup>2<\/sup> and conversion matrices of SubBytes of AES,\u201d 12th Int. Workshop on Cryptographic Hardware and Embedded Systems-CHES 2010, LNCS <b>6225<\/b> (2010) 234 (DOI: 10.1007\/978-3-642-15031-9_16)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Nogami, <i>et al.<\/i>: \u201cMixed bases for efficient inversion in F((2<sup>2<\/sup>)<sup>2<\/sup>)<sup>2<\/sup> and conversion matrices SubBytes of AES,\u201d IEICE Trans. Fundamentals <b>E94-A<\/b> (2011) 1318 (DOI: 10.1587\/transfun.E94.A.1318).","DOI":"10.1587\/transfun.E94.A.1318"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] X. Zhang, <i>et al.<\/i>: \u201cOptimization of area and delay for implementation of the composite field advanced encryption standard S-box,\u201d J. Circuits Syst. Comput. <b>25<\/b> (2016) 1650037 (DOI: 10.1142\/S0218126616500377).","DOI":"10.1142\/S0218126616500377"},{"key":"17","unstructured":"[17] J. Wolkerstorfer, <i>et al.<\/i>: \u201cAn ASIC implementation of the AES S-boxes,\u201d Conference on the Cryptographers\u2019 Track at the RSA - CT-RSA, LNCS <b>2271<\/b> (2010) 67 (DOI: 10.1007\/3-540-45760-7_6)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] S.-F. Hsiao, <i>et al.<\/i>: \u201cMemory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>53<\/b> (2006) 615 (DOI: 10.1109\/TCSI.2005.859052).","DOI":"10.1109\/TCSI.2005.859052"},{"key":"19","unstructured":"[19] N. Chen and Z. Y. Yan: \u201cCompact designs of mixcolumns and subbytes using a novel common subexpression elimination algorithm,\u201d 2008 IEEE International Symposium on Circuits and Systems - ISCAS (2008) 1584 (DOI: 10.1109\/ISCAS.2008.4541735)."},{"key":"20","unstructured":"[20] N. Chen and Z. Y. Yan: \u201cHigh-performance designs of AES transformations,\u201d 2009 IEEE International Symposium on Circuits and Systems - ISCAS (2009) 2906 (DOI: 10.1109\/ISCAS.2009.5118410)."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] Y. Jeon, <i>et al.<\/i>: \u201cCompact memory-free architecture for the AES algorithm using resource sharing methods,\u201d J. Circuits Syst. Comput. <b>19<\/b> (2010) 1109 (DOI: 10.1142\/S0218126610006633).","DOI":"10.1142\/S0218126610006633"},{"key":"22","unstructured":"[22] K. Nekado, <i>et al.<\/i>: \u201cVery short critical path implementation of AES with direct logic gates,\u201d 7th International Workshop on Security, IWSEC 2012, Advances in Information and Computer Security, LNCS <b>7631<\/b> (2012) 51 (DOI: 10.1007\/978-3-642-34117-5_4)."},{"key":"23","unstructured":"[23] R. Ueno, <i>et al.<\/i>: \u201cHighly efficient GF(2<sup>8<\/sup>) inversion circuit based on redundant GF arithmetic and its application to AES design,\u201d 17th Int. Workshop on Cryptographic Hardware and Embedded Systems, CHES 2015, LNCS <b>9293<\/b> (2015) 234 (DOI: 10.1007\/978-3-662-48324-4_4)."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] J. L. Imana, <i>et al.<\/i>: \u201cBit-parallel finite field multipliers for irreducible trinomials,\u201d IEEE Trans. Comput. <b>55<\/b> (2006) 520 (DOI: 10.1109\/TC.2006.69).","DOI":"10.1109\/TC.2006.69"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] N. Ahmad and S. M. R. Hasan: \u201cLow-power compact composite field AES S-box\/Inv S-box design in 65 nm CMOS using novel XOR gate,\u201d Integration <b>46<\/b> (2013) 333 (DOI: 10.1016\/j.vlsi.2012.06.002).","DOI":"10.1016\/j.vlsi.2012.06.002"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] N. Petra, <i>et al.<\/i>: \u201cA novel architecture for Galois Fields <i>GF<\/i>(2<i><sup>m<\/sup><\/i>) multipliers based on mastrovito scheme,\u201d IEEE Trans. Comput. <b>56<\/b> (2007) 1470 (DOI: 10.1109\/TC.2007.70741).","DOI":"10.1109\/TC.2007.70741"},{"key":"27","unstructured":"[27] A. Hosangadi, <i>et al.<\/i>: \u201cSimultaneous optimization of delay and number of operations in multiplierless implementation of linear systems,\u201d 14th International Workshop on Logic and Synthesis-IWLS (2005) 1."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] A. Chandrakasan, <i>et al.<\/i>: \u201cOptimizing power using transformations,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>14<\/b> (1995) 12 (DOI: 10.1109\/43.363126).","DOI":"10.1109\/43.363126"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] X. Zhang, <i>et al.<\/i>: \u201cLow-delay parallel Chien search architecture for RS decoder,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160729 (DOI: 10.1587\/elex.13.20160729).","DOI":"10.1587\/elex.13.20160729"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] X. Zhang, <i>et al.<\/i>: \u201cAn optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140934 (DOI: 10.1587\/elex.11.20140934).","DOI":"10.1587\/elex.11.20140934"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/7\/17_17.20200035\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T03:34:20Z","timestamp":1586576060000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/7\/17_17.20200035\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200035","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}