{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T12:42:21Z","timestamp":1753274541417},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,5,25]]},"DOI":"10.1587\/elex.17.20200090","type":"journal-article","created":{"date-parts":[[2020,4,29]],"date-time":"2020-04-29T22:05:12Z","timestamp":1588197912000},"page":"20200090-20200090","source":"Crossref","is-referenced-by-count":9,"title":["Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory"],"prefix":"10.1587","volume":"17","author":[{"given":"Chenji","family":"Liu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoran","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao","family":"Ni","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] K.K. Sethi, <i>et al.<\/i>: \u201cInternet of things its components, applications, issues and challenges from future perspective and scope: a review,\u201d SSRN Electron. J. (2019) (DOI: 10.2139\/ssrn.3351000)."},{"key":"2","unstructured":"[2] A. Botta, <i>et al.<\/i>: \u201cIntegration of cloud computing and internet of things: a survey,\u201d Future Generation Computer Systems <b>56<\/b> (2016) 684 (DOI: 10.1016\/j.future.2015.09.021)."},{"key":"3","unstructured":"[3] H. Arasteh, <i>et al.<\/i>: \u201cIot-based smart cities: a survey,\u201d IEEE 16th International Conference on Environment and Electrical Engineering (2016) 1 (DOI: 10.1109\/eeeic.2016.7555867)."},{"key":"4","unstructured":"[4] D. Chen, <i>et al.<\/i>: \u201cPlatform choices and design demands for IoT platforms: cost, power, and performance tradeoffs,\u201d IET Cyber-Physical Systems: Theory &amp; Applications <b>1<\/b> (2016) 70 (DOI: 10.1049\/iet-cps.2016.0020)."},{"key":"5","unstructured":"[5] W. Shi, <i>et al.<\/i>: \u201cEdge computing: vision and challenges,\u201d IEEE Internet Things J. <b>3<\/b> (2016) 637 (DOI: 10.1109\/jiot.2016.2579198)."},{"key":"6","unstructured":"[6] A. Carroll and G. Heiser: \u201cAn analysis of power consumption in a smartphone,\u201d USENIX Annual Technical Conference <b>26<\/b> (2010) 271."},{"key":"7","unstructured":"[7] A. Carroll and G. Heiser: \u201cThe systems hacker\u2019s guide to the galaxy energy usage in a modern smartphone,\u201d Asia-Pacific Workshop on Systems <b>45<\/b> (2013) (DOI: 10.1145\/2500727.2500734)."},{"key":"8","unstructured":"[8] M. Hosomi, <i>et al.<\/i>: \u201cA novel nonvolatile memory with spin torque transfer magnetization switching: spin-RAM,\u201d IEEE International Electron Devices Meeting (2005) 459 (DOI: 10.1109\/iedm.2005. 1609379)."},{"key":"9","unstructured":"[9] K. Tsuchida, <i>et al.<\/i>: \u201cA 64Mb MRAM with clamped-reference and adequate-reference schemes,\u201d IEEE International Solid-State Circuits Conference <b>53<\/b> (2010) 258 (DOI: 10.1109\/isscc.2010.5433948)."},{"key":"10","unstructured":"[10] N.D. Rizzo, <i>et al.<\/i>: \u201cA fully functional 64 Mb DDR3 ST-MRAM built on 90 nm CMOS technology,\u201d IEEE Trans. Magn. <b>49<\/b> (2013) 4441 (DOI: 10.1109\/tmag.2013.2243133)."},{"key":"11","unstructured":"[11] S.W. Chung, <i>et al.<\/i>: \u201c4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure,\u201d IEEE International Electron Devices Meeting <b>27<\/b> (2016) 1 (DOI: 10.1109\/iedm. 2016.7838490)."},{"key":"12","unstructured":"[12] EMD3D256M - 256Mb spin-transfer torque MRAM (2018) https:\/\/www.everspin.com."},{"key":"13","unstructured":"[13] EMD4E001G - 1Gb spin-transfer torque MRAM (2019) https:\/\/www.everspin.com."},{"key":"14","unstructured":"[14] Y. Jin, <i>et al.<\/i>: \u201cArea, power, and latency considerations of STT-MRAM to substitute for main memory,\u201d Proc. ISCA (2014)."},{"key":"15","unstructured":"[15] M. Shihab, <i>et al.<\/i>: \u201cCouture: tailoring STT-MRAM for persistent main memory,\u201d 4th Workshop on Interactions of NVM\/Flash with Operating Systems and Workloads (2016)."},{"key":"16","unstructured":"[16] J. Meza, <i>et al.<\/i>: \u201cEvaluating row buffer locality in future non-volatile main memories,\u201d arXiv preprint (2018) arXiv: 1812.06377."},{"key":"17","unstructured":"[17] E. Kultursay, <i>et al.<\/i>: \u201cEvaluating STT-RAM as an energy-efficient main memory alternative,\u201d ISPASS (2013) 256 (DOI: 10.1109\/ispass.2013.6557176)."},{"key":"18","unstructured":"[18] K. Asifuzzaman, <i>et al.<\/i>: \u201cPerformance impact of a slower main memory: a case study of STT-MRAM in HPC,\u201d Proceedings of the second International Symposium on Memory Systems (2016) 40 (DOI: 10.1145\/2989081.2989082)."},{"key":"19","unstructured":"[19] K. Asifuzzaman, <i>et al.<\/i>: \u201cSTT-MRAM for real-time embedded systems: performance and WCET implications,\u201d Proceedings of the International Symposium on Memory Systems (2019) 195 (DOI: 10.1145\/3357526.3357531)."},{"key":"20","unstructured":"[20] J. Wang, <i>et al.<\/i>: \u201cEnabling high performance LPDDRx-compatible MRAM,\u201d Proceedings of the 2014 International Symposium on Low Power Electronics and Design (2014) 339 (DOI: 10.1145\/2627369.2627610)."},{"key":"21","unstructured":"[21] K. Asifuzzaman, <i>et al.<\/i>: \u201cEnabling a reliable STT-MRAM main memory simulation,\u201d International Symposium on Memory Systems (2017) 283 (DOI: 10.1145\/3132402.3132416)."},{"key":"22","unstructured":"[22] M.P. Komalan, <i>et al.<\/i>: \u201cMain memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks,\u201d 2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2018) (DOI: 10.23919\/date.2018.8341987)."},{"key":"23","unstructured":"[23] Calculating memory system power for DDR3: TN-41-01 (2007) https:\/\/www.micron.com."},{"key":"24","unstructured":"[24] L.E. Ramos, <i>et al.<\/i>: \u201cPage placement in hybrid memory systems,\u201d Proceedings of the International Conference on Supercomputing (2011) 85 (DOI: 10.1145\/1995896.1995911)."},{"key":"25","unstructured":"[25] S. Lee, <i>et al.<\/i>: \u201cCLOCK-DWF: a write history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 2187 (DOI: 10.1109\/tc.2013.98)."},{"key":"26","unstructured":"[26] M. Lee, <i>et al.<\/i>: \u201cM-CLOCK: migration-optimized page replacement algorithm for hybrid DRAM and PCM memory architecture,\u201d Proceedings of the 30th Annual ACM Symposium on Applied Computing (2015) 2001 (DOI: 10.1145\/2695664.2695675)."},{"key":"27","unstructured":"[27] S. Kim, <i>et al.<\/i>: \u201cAdaptive-classification CLOCK: page replacement policy based on read\/write access pattern for hybrid DRAM and PCM main memory,\u201d Microproc. Microsyst. <b>57<\/b> (2018) 65 (DOI: 10.1016\/j.micpro.2018.01.003)."},{"key":"28","unstructured":"[28] K. Chen, <i>et al.<\/i>: \u201cA novel page replacement algorithm for the hybrid memory architecture involving PCM and DRAM,\u201d IFIP International Conference on Network and Parallel Computing (2014) 108 (DOI: 10.1007\/978-3-662-44917-2_10)."},{"key":"29","unstructured":"[29] Z. Wu, <i>et al.<\/i>: \u201cAPP-LRU: a new page replacement method for PCM\/DRAM-based hybrid memory systems,\u201d IFIP International Conference on Network and Parallel Computing (2014) 84 (DOI: 10.1007\/978-3-662-44917-2_8)."},{"key":"30","unstructured":"[30] 1Gb: x4, x8, x16 DDR3 SDRAM (2018) https:\/\/www.micron.com."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200090\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T03:31:27Z","timestamp":1590809487000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200090\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200090","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,25]]}}}