{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:35:41Z","timestamp":1761395741378},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,5,25]]},"DOI":"10.1587\/elex.17.20200109","type":"journal-article","created":{"date-parts":[[2020,5,6]],"date-time":"2020-05-06T22:04:17Z","timestamp":1588802657000},"page":"20200109-20200109","source":"Crossref","is-referenced-by-count":2,"title":["A 16 bit 200 kS\/s successive approximation register ADC with foreground on-chip self-calibration"],"prefix":"10.1587","volume":"17","author":[{"given":"Zhenwei","family":"Zhang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yi","family":"Shan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}]},{"given":"Yemin","family":"Dong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics; Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] K. Yoshioka, <i>et al.<\/i>: \u201cA 20ch TDC\/ADC hybrid SoC for 240<i>\u00d7<\/i>96-pixel 10%-reflection &lt;0.125%-precision 200m-range imaging LiDAR with smart accumulation technique,\u201d ISSCC Dig. Tech. Papers (2018) 92 (DOI: 10.1109\/isscc.2018.8310199)."},{"key":"2","unstructured":"[2] C. Erdmann, <i>et al.<\/i>: \u201cA modular 16NM Direct-RF TX\/RX embedding 9GS\/S DAC and 4.5GS\/S ADC with 90DB isolation and sub-80PS channel alignment for monolithic integration in 5G base-station SoC,\u201d IEEE Symposium on VLSI Circuits Dig. Tech. Papers (2018) 219 (DOI: 10.1109\/vlsic.2018.8502292)."},{"key":"3","unstructured":"[3] H. Zhou, <i>et al.<\/i>: \u201cDesign of a 12-bit 0.83 MS\/s SAR ADC for an IPMI SoC,\u201d IEEE SOCC Dig. Tech. Papers (2015) 175 (DOI: 10.1109\/socc.2015.7406935)."},{"key":"4","unstructured":"[4] T. Miki, <i>et al.<\/i>: \u201cA 2-GS\/s 8-bit time-interleaved SAR ADC for millimeter-wave pulsed radar baseband SoC,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 2712 (DOI: 10.1109\/jssc.2017.2732732)."},{"key":"5","unstructured":"[5] Y. He, <i>et al.<\/i>: \u201cBlind-LMS based digital background calibration for a 14-Bit 200-MS\/s pipelined ADC,\u201d IEEE VLSI-SoC (2013) 348 (DOI: 10.1109\/vlsi-soc.2013.6673307)."},{"key":"6","unstructured":"[6] Y. Zhu, <i>et al.<\/i>: \u201cHistogram-based ratio mismatch calibration for bridge-DAC in 12-bit 120 MS\/s SAR ADC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1203 (DOI: 10.1109\/tvlsi.2015.2442258)."},{"key":"7","unstructured":"[7] R. Xu, <i>et al.<\/i>: \u201cDigitally calibrated 768-kS\/s 10-b minimum-size SAR ADC array with dithering,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2129 (DOI: 10.1109\/jssc.2012.2198350)."},{"key":"8","unstructured":"[8] W. Guo, <i>et al.<\/i>: \u201cA low-power 10-bit 50-MS\/s SAR ADC using a parasitic-compensated split-capacitor DAC,\u201d IEEE International Symposium on Circuits and Systems (2012) 1275 (DOI: 10.1109\/iscas.2012.6271470)."},{"key":"9","unstructured":"[9] Y. Guo, <i>et al.<\/i>: \u201cNon-binary digital calibration for split-capacitor DAC in SAR ADC,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150001 (DOI: 10.1587\/elex.12.20150001)."},{"key":"10","unstructured":"[10] J.-H. Eo, <i>et al.<\/i>: \u201cA 1V 200kS\/s 10-bit successive approximation ADC for a sensor interface,\u201d IEICE Trans. Electron. <b>E94-C<\/b> (2011) 1798 (DOI: 10.1587\/transele.e94.c.1798)."},{"key":"11","unstructured":"[11] J.-Y. Um, <i>et al.<\/i>: \u201cA digital-domain calibration of split-capacitor DAC for a differential SAR ADC without additional analog circuits,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 2845 (DOI: 10.1109\/tcsi.2013.2252475)."},{"key":"12","unstructured":"[12] Y. He, <i>et al.<\/i>: \u201cA 14-bit successive-approximation AD converter with digital calibration algorithm,\u201d IEEE ASICON (2009) 234 (DOI: 10.1109\/asicon.2009.5351481)."},{"key":"13","unstructured":"[13] X. Zhang, <i>et al.<\/i>: \u201cA 12-bit 200KS\/s SAR ADC with digital self-calibration,\u201d IEEE IAEAC (2017) 2531 (DOI: 10.1109\/iaeac.2017.8054480)."},{"key":"14","unstructured":"[14] J.A. McNeill, <i>et al.<\/i>: \u201cAll-digital background calibration of a successive approximation ADC using the \u201csplit ADC\u201d architecture,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 2355 (DOI: 10.1109\/tcsi.2011.2123590)."},{"key":"15","unstructured":"[15] M. Yoshioka, <i>et al.<\/i>: \u201cA 10-b 50-MS\/s 820-\u00b5W SAR ADC with on-chip digital calibration,\u201d IEEE Trans. Biomed. Circuits Syst. <b>4<\/b> (2010) 410 (DOI: 10.1109\/tbcas.2010.2081362)."},{"key":"16","unstructured":"[16] B. Rikan, <i>et al.<\/i>: \u201cA 10- and 12-Bit multi-channel hybrid type successive approximation register analog-to-digital converter for wireless power transfer system,\u201d Energies <b>11<\/b> (2018) 2673 (DOI: 10.3390\/en11102673)."},{"key":"17","unstructured":"[17] S.A. Zahrai, <i>et al.<\/i>: \u201cReview of analog-to-digital conversion characteristics and design considerations for the creation of power-efficient hybrid data converters,\u201d J. Low Power Electron. <b>8<\/b> (2018) 1 (DOI: 10.3390\/jlpea8020012)."},{"key":"18","unstructured":"[18] S. Haenzsche, <i>et al.<\/i>: \u201cA 14 bit self-calibrating charge redistribution SAR ADC,\u201d IEEE ISCAS (2012) 1038 (DOI: 10.1109\/iscas.2012.6271405)."},{"key":"19","unstructured":"[19] Y. Kuramochi, <i>et al.<\/i>: \u201cA 0.027-mm<sup>2<\/sup> self-calibrating successive approximation ADC core in 0.18-\u00b5m CMOS,\u201d IEICE Trans. Fundamentals <b>E92-A<\/b> (2009) 360 (DOI: 10.1587\/transfun.e92.a.360)."},{"key":"20","unstructured":"[20] Y. Kuramochi, <i>et al.<\/i>: \u201cA 0.05-mm<sup>2<\/sup> 110-\u00b5w 10-b self-calibrating successive approximation ADC core in 0.18-\u00b5m CMOS,\u201d IEEE ASSCC (2007) 224 (DOI: 10.1109\/asscc.2007.4425771)."},{"key":"21","unstructured":"[21] C.-Y. Liou, <i>et al.<\/i>: \u201cA 2.4-to-5.2 fJ\/conversion-step 10b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90nm CMOS,\u201d IEEE ISSCC Dig. Tech. Papers (2013) 280 (DOI: 10.1109\/isscc.2013.6487735)."},{"key":"22","unstructured":"[22] S. Thirunakkarasu and B. Bakkaloglu: \u201cBuilt-in self-calibration and digital-trim technique for 14-Bit SAR ADCs achieving <i>\u00b1<\/i>1 LSB INL,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 916 (DOI: 10.1109\/tvlsi.2014.2321761)."},{"key":"23","unstructured":"[23] J. McNeill, <i>et al.<\/i>: \u201c\u201cSplit ADC\u201d architecture for deterministic digital background calibration of a 16-bit 1-MS\/s ADC,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2437 (DOI: 10.1109\/jssc.2005.856291)."},{"key":"24","unstructured":"[24] K. Obata, <i>et al.<\/i>: \u201cA 97.99 dB SNDR, 2 kHz BW, 37.1 \u00b5W noise-shaping SAR ADC with dynamic element matching and modulation dither effect,\u201d IEEE Symposium on VLSI Circuits (2016) 1 (DOI: 10.1109\/vlsic.2016.7573463)."},{"key":"25","unstructured":"[25] M. Zeloufi: \u201cA 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout,\u201d J. Instrum. <b>11<\/b> (2016) C01030 (DOI: 10.1088\/1748-0221\/11\/01\/c01030)."},{"key":"26","unstructured":"[26] X. Dai-guo, <i>et al.<\/i>: \u201cA 10-bit 1.2 GS\/s 45 mW time-interleaved SAR ADC with background calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171235 (DOI: 10.1587\/elex.15.20171235)."},{"key":"27","unstructured":"[27] X. Zhu, <i>et al.<\/i>: \u201cA 6 mW 325 MS\/s 8 bit SAR ADC with background offset calibration,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170329 (DOI: 10.1587\/elex.14.20170329)."},{"key":"28","unstructured":"[28] B. Sedighi, <i>et al.<\/i>: \u201cDesign of hybrid resistive-capacitive DAC for SAR A\/D converters,\u201d IEEE ICECS (2012) 508 (DOI: 10.1109\/icecs.2012.6463697)."},{"key":"29","unstructured":"[29] X.Y. Tong, <i>et al.<\/i>: \u201cD\/A conversion networks for high-resolution SAR A\/D converters,\u201d Electron. Lett. <b>47<\/b> (2011) 169 (DOI: 10.1049\/el.2010.3469)."},{"key":"30","unstructured":"[30] X. Wang, <i>et al.<\/i>: \u201cDesign considerations of ultralow-voltage self-calibrated SAR ADC,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 337 (DOI: 10.1109\/tcsii.2014.2387654)."},{"key":"31","unstructured":"[31] R. Guan, <i>et al.<\/i>: \u201c16-bit 1-MS\/s SAR ADC with foreground digital-domain calibration,\u201d IET Circuits, Devices Systems <b>12<\/b> (2018) 505 (DOI: 10.1049\/iet-cds.2017.0412)."},{"key":"32","unstructured":"[32] C.P. Hurrell, <i>et al.<\/i>: \u201cAn 18 b 12.5 MS\/s ADC with 93 dB SNR,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2647 (DOI: 10.1109\/JSSC.2010.2075310)."},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] S. Minseob, <i>et al.<\/i>: \u201cEdge-pursuit comparator: an energy scalable oscillator collapse-based comparator with application in a 74.1 dB SNDR and 20 kS\/s 15 b SAR ADC,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1077 (DOI: 10.1109\/jssc.2016.2631299)","DOI":"10.1109\/JSSC.2016.2631299"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200109\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T03:38:08Z","timestamp":1590809888000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200109\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,25]]},"references-count":33,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200109","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,25]]}}}