{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T12:44:45Z","timestamp":1649076285514},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,5,25]]},"DOI":"10.1587\/elex.17.20200112","type":"journal-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T22:04:07Z","timestamp":1586901847000},"page":"20200112-20200112","source":"Crossref","is-referenced-by-count":1,"title":["A charge recycling stacked I\/O in standard CMOS technology for wide TSV data bus"],"prefix":"10.1587","volume":"17","author":[{"given":"Takefumi","family":"Yoshikawa","sequence":"first","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, Toyama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuya","family":"Iwata","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, Toyama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junji","family":"Shibazaki","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, Toyama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sho","family":"Muroga","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering Science, Akita University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Ikeda","sequence":"additional","affiliation":[{"name":"Graduate School of Science, Technology and Innovation, Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] The International Technology Roadmap for Semiconductors (ITRS) (2015) https:\/\/www.semiconductors.org\/"},{"key":"2","unstructured":"[2] M.T. Bohr and I.A. Young: \u201cCMOS scaling trends and beyond,\u201d IEEE Micro <b>37<\/b> (2017) 20 (DOI: 10.1109\/MM.2017.4241347)."},{"key":"3","unstructured":"[3] J. Meindl, <i>et al.<\/i>: \u201cLimits on silicon nanoelectronics for terascale integration,\u201d Science, <b>293<\/b> (2001) 2044 (DOI: 10.1126\/science.293.5537.2044)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Borkar, \u201cDesign challenges of technology scaling,\u201d IEEE Micro <b>19<\/b> (1999) 23 (DOI: 10.1109\/40.782564)","DOI":"10.1109\/40.782564"},{"key":"5","unstructured":"[5] E.F. Rent: \u201cMicrominiature packaging logic block to pin ratio,\u201d Memoranda <b>28<\/b> (1960)."},{"key":"6","unstructured":"[6] K. Hardee, <i>et al.<\/i>: \u201cA 1.43GHz per data I\/O 16Mb DDR low-power embedded DRAM nacro for a 3D graphics engine,\u201d ISSCC Dig. Tech. Papers (2001) 386 (DOI: 10.1109\/ISSCC.2001.912685)."},{"key":"7","unstructured":"[7] H. Pilo, <i>et al.<\/i>: \u201cA 5.6ns random Cycle 144Mb DRAM with 1.4Gb\/s\/pin and DDR3-SRAM interface,\u201d ISSCC Dig. Tech. Papers (2003) 308 (DOI: 10.1109\/isscc.2003.1234311)."},{"key":"8","unstructured":"[8] E. Mensink, <i>et al.<\/i>: \u201cPower efficient gigabit communication over capacitively driven RC-limited on-chip interconnects,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 447 (DOI: 10.1109\/jssc.2009.2036761)."},{"key":"9","unstructured":"[9] B. Kim, <i>et al.<\/i>: \u201cAn energy-efficient equalized transceiver for RC-dominant channels,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1186 (DOI: 10.1109\/jssc.2010.2047458)."},{"key":"10","unstructured":"[10] J. Seo, <i>et al.<\/i>: \u201cHigh-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90nm CMOS,\u201d ISSCC Dig. Tech. Papers (2010) 182 (DOI: 10.1109\/isscc.2010.5433993)."},{"key":"11","unstructured":"[11] E.J. Marinissen, <i>et al.<\/i>: \u201cA structured and scalable test access architecture for TSV-based 3D stacked IC,\u201d Proc. 2010 28th IEEE VLSI Test Symposium (2010) 269 (DOI: 10.1109\/VTS.2010.5469556)."},{"key":"12","unstructured":"[12] S. Takaya, <i>et al.<\/i>: \u201cDiagnosis of signaling and power noise using in-place waveform capturing for 3D chip stacking,\u201d IEICE Trans. Electron. <b>E97-C<\/b> (2014) 557 (DOI: 10.1587\/transele.E97.C.557)."},{"key":"13","unstructured":"[13] M.G. Farooq, <i>et al.<\/i>: \u201c3D copper TSV integration, testing and reliability,\u201d IEEE IEDM (2011) 143 (DOI: 10.1109\/IEDM.2011.6131504)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Dickson, <i>et al.<\/i>: \u201cAn 8<i>\u00d7<\/i> 10-Gb\/s source-synchronous I\/O system based on high-density silicon carrier interconnects,\u201d IEEE Symp. VLSI Circuits (2011) 80.","DOI":"10.1109\/JSSC.2012.2185184"},{"key":"15","unstructured":"[15] W.R. Davis, <i>et al.<\/i>: \u201cDemystifying 3D ICs: the pros and cons of going vertical,\u201d IEEE Des. Test Comput. <b>22<\/b> (2005) 498 (DOI: 10.1109\/mdt.2005.136)."},{"key":"16","unstructured":"[16] J.-S. Kim, <i>et al.<\/i>: \u201cA 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with 4\u00d7128 I\/Os using TSV-based stacking,\u201d 2011 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2011) 496 (DOI: 10.1109\/isscc.2011.5746413)."},{"key":"17","unstructured":"[17] J. Jeddeloh and B. Keeth: \u201cHybrid memory cube new DRAM architecture increases density and performance,\u201d IEEE Symp. VLSI Circuits (2012) 87 (DOI: 10.1109\/VLSIT.2012.6242474)."},{"key":"18","unstructured":"[18] J. Roullard, <i>et al.<\/i>: \u201cEvaluation of 3D interconnect routing and stacking strategy to optimize high speed signal transmission for memory on logic,\u201d IEEE Electronic Components and Technology Conf. (2012) 8 (DOI: 10.1109\/ECTC.2012.6248798)."},{"key":"19","unstructured":"[19] F. O\u2019Mahony, <i>et al.<\/i>: \u201cA 47<i>\u00d7<\/i> 10 Gb\/s 1.4 mW\/Gb\/s parallel interface in 45nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2828 (DOI: 10.1109\/jssc.2010.2076214)."},{"key":"20","unstructured":"[20] Y. Liu, <i>et al.<\/i>: \u201cA compact low-power 3D I\/O in 45nm CMOS,\u201d ISSCC Dig. Tech. Papers (2012) 142 (DOI: 10.1109\/isscc.2012.6176900)."},{"key":"21","unstructured":"[21] H. Yamauchi, <i>et al.<\/i>: \u201cAn asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI\u2019s,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 423 (DOI: 10.1109\/4.375962)."},{"key":"22","unstructured":"[22] K. Hardee, <i>et al.<\/i>: \u201cA 170GB\/s 16Mb embedded DRAM with data-bus charge-recycling,\u201d ISSCC Dig. Tech. Papers (2008) 272 (DOI: 10.1109\/isscc.2008.4523162)."},{"key":"23","unstructured":"[23] H. Yamauchi, <i>et al.<\/i>: \u201cA low power bus architecture with local and global charge recycling bus techniques for battery operated ultra-high data rate ULSI\u2019s\u201d, IEICE Trans. Electron. <b>E78-C<\/b> (1995) 394."},{"key":"24","unstructured":"[24] P. Sotiriadis, <i>et al.<\/i>: \u201cAnalysis and implementation of charge recycling for deep sub-micron buses,\u201d Proc. 2001 International Symposium on Low Power Electronics and Design (2001) 364 (DOI: 10.1145\/383082.383184)."},{"key":"25","unstructured":"[25] Y. Liu, <i>et al.<\/i>: \u201cA 0.1pJ\/b 5-to-10Gb\/s charge-recycling stacked low-power I\/O for on-chip signaling in 45nm CMOS SOI,\u201d ISSCC Dig. Tech. Papers (2013) 400 (DOI: 10.1109\/ISSCC.2013.6487787)."},{"key":"26","unstructured":"[26] J.M. Wilson, <i>et al.<\/i>: \u201cA 6.5-to-23.3fJ\/b\/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb\/s\/wire with clock forwarding and low-crosstalk contraflow wiring,\u201d ISSCC Dig. Tech. Papers (2016) 156 (DOI: 10.1109\/ISSCC.2016.7417954)."},{"key":"27","unstructured":"[27] J. Kim, <i>et al.<\/i>: \u201cHigh-frequency scalable electrical model and analysis of a through silicon via (TSV),\u201d IEEE Tran. Compon. Packag. Manuf. Technol. <b>1<\/b> (2011) 181 (DOI: 10.1109\/tcpmt.2010.2101890)."},{"key":"28","unstructured":"[28] C. Ryu, <i>et al.<\/i>: \u201cHigh frequency electrical model of through wafer via for 3-D stacked chip packaging,\u201d Electron. Syst. Integration Technol. Conf. <b>1<\/b> (2006) 215 (DOI: 10.1109\/ESTC.2006.280001)."},{"key":"29","unstructured":"[29] C. Bermond, <i>et al.<\/i>: \u201cHigh frequency characterization and modeling of high density TSV in 3D integrated circuits,\u201d Proc. 13th IEEE Workshop Signal Propagation Interconnects (2009) 1 (DOI: 10.1109\/spi.2009.5089840)."},{"key":"30","unstructured":"[30] I. Savidis, <i>et al.<\/i>: \u201cElectrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits,\u201d Micro-electron. J. <b>41<\/b> (2010) 9 (DOI: 10.1016\/j.mejo.2009.10.006)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200112\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T03:38:47Z","timestamp":1590809927000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/10\/17_17.20200112\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200112","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,25]]}}}