{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T14:10:16Z","timestamp":1648995016201},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,6,10]]},"DOI":"10.1587\/elex.17.20200157","type":"journal-article","created":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T22:06:03Z","timestamp":1590098763000},"page":"20200157-20200157","source":"Crossref","is-referenced-by-count":0,"title":["A 8bits, 6.2ps resolution two-step time-to-digital converter with set-reset-based arbiters and signal tracking mechanism"],"prefix":"10.1587","volume":"17","author":[{"given":"Yong-sen","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Cheng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A-long","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng","family":"You","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] W. Zixuan, <i>et al.<\/i>: \u201cAn all-digital phase-locked loop with a PGTA-based TDC and a 0.6-V DCO,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180889 (DOI: 10.1587\/elex.15.20180889)."},{"key":"2","unstructured":"[2] L. Xie, <i>et al.<\/i>: \u201cAn improved phase digitization mechanism for fast-locking low-power all-digital PLLs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170911 (DOI: 10.1587\/elex.14.20170911)."},{"key":"3","unstructured":"[3] M. Song, <i>et al.<\/i>: \u201cA 2.4 GHz 0.1-Fref-bandwidth all-digital phase-locked loop with delay-cell-less TDC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 3145 (DOI: 10.1109\/TCSI.2013.2265975)."},{"key":"4","unstructured":"[4] A.I. Hussein, <i>et al.<\/i>: \u201cA 50-66-GHz phase-domain digital frequency synthesizer with low phase noise and low fractional spurs,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3329 (DOI: 10.1109\/JSSC.2017.2746669)."},{"key":"5","unstructured":"[5] J. Yu, <i>et al.<\/i>: \u201cA 12-bit vernier ring time-to-digital converter in 0.13 <i>\u00b5<\/i>m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 830 (DOI: 10.1109\/JSSC.2010.2040306)."},{"key":"6","unstructured":"[6] A.I. Hussein, <i>et al.<\/i>: \u201cA 450 fs 65-nm CMOS millimeter-wave time-to-digital converter using statistical element selection for all-digital PLLs,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2017) 357 (DOI: 10.1109\/JSSC.2017.2762698)."},{"key":"7","unstructured":"[7] E. Ahmed, <i>et al.<\/i>: \u201cA 3.7 mW low-noise wide-bandwidth 4.5 GHz digital fractional-N PLL using time amplifier-based TDC,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 867 (DOI: 10.1109\/JSSC.2014.2385753)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Zanuso, <i>et al.<\/i>: \u201cTime-to-digital converter for frequency synthesis based on a digital bang-bang DLL,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2009) 548 (DOI: 10.1109\/TCSI.2009.2023945)","DOI":"10.1109\/TCSI.2009.2023945"},{"key":"9","unstructured":"[9] V.K. Chillara, <i>et al.<\/i>: \u201cAn 860<i>\u00b5<\/i>W 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications,\u201d ISSCC Dig. Tech. Papers (2014) 172 (DOI: 10.1109\/ISSCC.2014.6757387)."},{"key":"10","unstructured":"[10] Y. Kim and T.W. Kim: \u201cAn 11 b 7 ps resolution two-step time-to-digital converter with 3-D vernier space,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2326 (DOI: 10.1109\/TCSI.2014.2304656)."},{"key":"11","unstructured":"[11] K. Kim, <i>et al.<\/i>: \u201cA 9 bit, 1.12 ps resolution 2.5 b\/stage pipelined time-to-digital converter in 65 nm CMOS using time-register,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1007 (DOI: 10.1109\/JSSC.2013.2297412)."},{"key":"12","unstructured":"[12] T.J. Yamaguchi, <i>et al.<\/i>: \u201cA CMOS flash TDC with 0.84-1.3 ps resolution using standard cells,\u201d IEEE Radio Frequency Integrated Circuits Symposium (2012) 527 (DOI: 10.1109\/RFIC.2012.6242338)."},{"key":"13","unstructured":"[13] N.U. Niklas and M. Vesterbacka: \u201cA vernier time-to-digital converter with delay latch chain architecture,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 773 (DOI: 10.1109\/TCSII.2014.2345289)."},{"key":"14","unstructured":"[14] J. Wu, <i>et al.<\/i>: \u201cImplementation of a high-precision and wide-range time-to-digital converter with three-level conversion scheme,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2016) 181 (DOI: 10.1109\/TCSII.2016.2554818)."},{"key":"15","unstructured":"[15] C.-C. Chen, <i>et al.<\/i>: \u201cAn area-efficient CMOS time-to-digital converter based on a pulse-shrinking scheme,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 163 (DOI: 10.1109\/TCSII.2013.2296192)."},{"key":"16","unstructured":"[16] W. Yu, <i>et al.<\/i>: \u201cA 0.22 ps rms integrated noise 15 MHz bandwidth fourth-order <i>\u0394\u03a3<\/i> time-to-digital converter using time-domain error-feedback filter,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1251 (DOI: 10.1109\/JSSC.2015.2399673)."},{"key":"17","unstructured":"[17] W. Yu, <i>et al.<\/i>: \u201cA 148 <i>fs<sub>rms<\/sub><\/i> integrated noise 4 MHz bandwidth second-order <i>\u0394\u03a3<\/i> time-to-digital converter with gated switched-ring oscillator,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2281 (DOI: 10.1109\/TCSI.2014.2321195)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] S.T. Chandrasekaran, <i>et al.<\/i>: \u201cA highly digital second-order oversampling TDC,\u201d IEEE Solid-State Circuits Lett. <b>1<\/b> (2018) 114 (DOI: 10.1109\/LSSC.2018.2875818)","DOI":"10.1109\/LSSC.2018.2875818"},{"key":"19","unstructured":"[19] H. Molaei and K.H. Hajsadeghi: \u201cA 5.3-ps, 8-b time to digital converter using a new gain-reconfigurable time amplifier,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2018) 352 (DOI: 10.1109\/TCSII.2018.2853187)."},{"key":"20","unstructured":"[20] R. Enomoto, <i>et al.<\/i>: \u201cA 16-bit 2.0-ps resolution two-step TDC in 0.18-<i>\u00b5<\/i>m CMOS utilizing pulse-shrinking fine stage with built-in coarse gain calibration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2018) 11 (DOI: 10.1109\/TVLSI.2018.2867505)."},{"key":"21","unstructured":"[21] B. Wu, <i>et al.<\/i>: \u201cA 9-bit 215 ms\/s folding-flash time-to-digital converter based on redundant remainder number system in 45-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 839 (DOI: 10.1109\/JSSC.2017.2782766)."},{"key":"22","unstructured":"[22] S. Liu and Y. Zheng: \u201cA low-power and highly linear 14-bit parallel sampling TDC with power gating and DEM in 65-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2015) 1083 (DOI: 10.1109\/TVLSI.2015.2447001)."},{"key":"23","unstructured":"[23] S. An, <i>et al.<\/i>: \u201cDesign of a third-order delta-sigma TDC with error-feedback structure,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20181064 (DOI: 10.1587\/elex.16.20181064)."},{"key":"24","unstructured":"[24] M. Zhang, <i>et al.<\/i>: \u201cA 0.6-V 13-bit 20-MS\/s two-step TDC-Assisted SAR ADC with PVT tracking and speed-enhanced techniques,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 3396 (DOI: 10.1109\/JSSC.2019.2938450)."},{"key":"25","unstructured":"[25] F.-W. Kuo, <i>et al.<\/i>: \u201cAn all-digital PLL for cellular mobile phones in 28-nm CMOS with -55 dBc fractional and -91 dBc reference spurs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 3756 (DOI: 10.1109\/TCSI.2018.2855972)."},{"key":"26","unstructured":"[26] Y.-H. Liu, <i>et al.<\/i>: \u201cAn ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2016) 1094 (DOI: 10.1109\/TCSI.2016.2625462)."},{"key":"27","unstructured":"[27] M. Matsui, <i>et al.<\/i>: \u201cA 200 MHz 13 mm<sup>2<\/sup> 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme,\u201d IEEE J. Solid-State Circuits <b>29<\/b> (1994) 1482 (DOI: 10.1109\/4.340421)."},{"key":"28","unstructured":"[28] B. Nikolic, <i>et al.<\/i>: \u201cImproved sense-amplifier-based flip-flop: design and measurements,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 876 (DOI: 10.1109\/4.845191)."},{"key":"29","unstructured":"[29] R.B. Staszewski, <i>et al.<\/i>: \u201cTime-to-digital converter for RF frequency synthesis in 90 nm CMOS,\u201d IEEE Radio Frequency Integrated Circuits (RFIC) Symposium-Digest of Papers (2005) 473 (DOI: 10.1109\/RFIC.2005.1489847)."},{"key":"30","unstructured":"[30] R.B. Staszewski, <i>et al.<\/i>: \u201c1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 220 (DOI: 10.1109\/TCSII.2005.858754)."},{"key":"31","unstructured":"[31] K.O. Ragab, <i>et al.<\/i>: \u201cA novel 10-bit 2.8-mW TDC design using SAR with continuous disassembly algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 909 (DOI: 10.1109\/TCSII.2016.2536238)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/11\/17_17.20200157\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,13]],"date-time":"2020-06-13T03:31:34Z","timestamp":1592019094000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/11\/17_17.20200157\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,10]]},"references-count":31,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200157","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,10]]}}}