{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T04:49:55Z","timestamp":1754110195791},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,6,10]]},"DOI":"10.1587\/elex.17.20200160","type":"journal-article","created":{"date-parts":[[2020,5,27]],"date-time":"2020-05-27T22:04:46Z","timestamp":1590617086000},"page":"20200160-20200160","source":"Crossref","is-referenced-by-count":4,"title":["A highly linear 10 Gb\/s MOS current mode logic driver with large output voltage swing based on an active inductor"],"prefix":"10.1587","volume":"17","author":[{"given":"Tengjia","family":"Wang","sequence":"first","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiarui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"},{"name":"ZJU-Hangzhou Global Scientific and Technological Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"},{"name":"ZJU-Hangzhou Global Scientific and Technological Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiongjiong","family":"Mo","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"},{"name":"ZJU-Hangzhou Global Scientific and Technological Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"},{"name":"ZJU-Hangzhou Global Scientific and Technological Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faxin","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"},{"name":"ZJU-Hangzhou Global Scientific and Technological Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C.-C. Lee, <i>et al<\/i>.: \u201cA low-power miniature 20 Gb\/s passive\/active hybrid equalizer in 90 nm CMOS,\u201d IEEE Microw. Wireless Compon. Lett. <b>25<\/b> (2015) 669 (DOI: 10.1109\/LMWC.2015.2463224)."},{"key":"2","unstructured":"[2] W. Kim and W. Choi: \u201cA 10-Gb\/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130330 (DOI: 10.1587\/elex.10.20130030)."},{"key":"3","unstructured":"[3] G. de Streel, <i>et al<\/i>.: \u201cSleepTalker: a ULV 802.15.4a IR-UWB transmitter SoC in 28-nm FDSOI achieving 14 pJ\/b at 27 Mb\/s with channel selection based on adaptive FBB and digitally programmable pulse shaping,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1163 (DOI: 10.1109\/JSSC.2016.2645607)."},{"key":"4","unstructured":"[4] S. Mohan, <i>et al<\/i>.: \u201cBandwidth extension in CMOS with optimized on-chip inductors,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 346 (DOI: 10.1109\/4.826816)."},{"key":"5","unstructured":"[5] J. Kim, <i>et al<\/i>.: \u201cCircuit techniques for a 40Gb\/s transmitter in 0.13\u00b5m CMOS,\u201d IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2005) 150 (DOI: 10.1109\/ISSCC.2005.1493913)."},{"key":"6","unstructured":"[6] G. Zhang, <i>et al<\/i>.: \u201cAn amplifier-doubler chain with conversion gain improvement techniques,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171118 (DOI: 10.1587\/elex.15.20171118)."},{"key":"7","unstructured":"[7] A. Thanachayanont: \u201cCMOS transistor-only active inductor for IF\/RF applications,\u201d IEEE International Conference on Industrial Technology (2002) 1209 (DOI: 10.1109\/ICIT.2002.1189346)."},{"key":"8","unstructured":"[8] S. Xie, <i>et al<\/i>.: \u201cAn inductorless CMOS limiting amplifier with stream-mode active feedback,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180640 (DOI: 10.1587\/elex.15.20180640)."},{"key":"9","unstructured":"[9] O. Faruqe, <i>et al<\/i>.: \u201cComparative analysis and simulation of active inductors for RF applications in 90 nm CMOS,\u201d International Conference on Electrical Information and Communication Technology (2017) 978 (DOI: 10.1109\/EICT.2017.8275233)."},{"key":"10","unstructured":"[10] L. Pantoli, <i>et al<\/i>.: \u201cDesign considerations and effects of class-AB polarization in active filters realized by means of active inductors,\u201d European Microwave Conference (EuMC) Dig. Tech. Papers (2017) 37 (DOI: 10.23919\/EuMC.2017.8230793)."},{"key":"11","unstructured":"[11] K. Ture, <i>et al<\/i>.: \u201cArea and power efficient ultra-wideband transmitter based on active inductor,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 1325 (DOI: 10.1109\/TCSII.2018.2853190)."},{"key":"12","unstructured":"[12] S.H. Elahi and A. Nabavi: \u201cA UWB LNA with interference rejection using enhanced-Q active inductor,\u201d IEICE Electron. Express <b>6<\/b> (2009) 335 (DOI: 10.1587\/elex.6.335)."},{"key":"13","unstructured":"[13] B. Shammugasamy, <i>et al<\/i>.: \u201cA 24mW, 5Gb\/s fully balanced differential output trans-impedance amplifier with active inductor and capacitive degeneration techniques in 0.18\u00b5m CMOS technology,\u201d IEICE Electron. Express <b>7<\/b> (2010) 308 (DOI: 10.1587\/elex.7.308)."},{"key":"14","unstructured":"[14] K.-H. Cheng, <i>et al<\/i>.: \u201cA 0.9-8 GHz VCO with a differential active inductor for multistandard wireline SerDes,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 559 (DOI: 10.1109\/TCSII.2014.2327451)."},{"key":"15","unstructured":"[15] H.T. Bui and Y. Savaria: \u201cShunt-peaking of MCML gates using active inductors,\u201d The 2nd Annual IEEE Northeast Workshop on Circuits and Systems (NEWCAS) Dig. Tech. Papers (2004) 361 (DOI: 10.1109\/NEWCAS.2004.1359107)."},{"key":"16","unstructured":"[16] K. Gupta, <i>et al<\/i>.: \u201cA novel active shunt-peaked MCML-based high speed four-bit Ripple-Carry adder,\u201d ICCCT Dig. Tech. Papers (2010) 285 (DOI: 10.1109\/ICCCT.2010.5640516)."},{"key":"17","unstructured":"[17] M.-S. Kao, <i>et al<\/i>.: \u201cA 10-Gb\/s CML I\/O circuit for backplane interconnection in 0.18-\u00b5m CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 688 (DOI: 10.1109\/TVLSI.2009.2016726)."},{"key":"18","unstructured":"[18] C.-L. Ler, <i>et al<\/i>.: \u201cCMOS active inductor linearity improvement using feed-forward current source technique,\u201d IEEE Trans. Microw. Theory Techn. <b>57<\/b> (2009) 1915 (DOI: 10.1109\/TMTT.2009.2025426)."},{"key":"19","unstructured":"[19] H.G. Momen, <i>et al<\/i>.: \u201cCMOS high-performance UWB active inductor circuit,\u201d Conference on Ph.D. Research in Microelectronics and Electronics (2016) 493 (DOI: 10.1109\/PRIME.2016.7519552)."},{"key":"20","unstructured":"[20] R. Bhattacharya, <i>et al<\/i>.: \u201cA highly linear CMOS active inductor and its application in filters and power dividers,\u201d IEEE Microw. Wireless Compon. Lett. <b>25 (<\/b>2015) 715 (DOI: 10.1109\/LMWC.2015.2479718)."},{"key":"21","unstructured":"[21] Y.-S. M. Lee, <i>et al<\/i>.: \u201cA 10Gb\/s active-inductor structure with peaking control in 90nm CMOS,\u201d IEEE Asian Solid-State Circuits Conference Dig. Tech. Papers (2008) 229 (DOI: 10.1109\/ASSCC.2008.4708770)."},{"key":"22","unstructured":"[22] A. Saberkari, <i>et al<\/i>.: \u201cDesign and comparison of flipped active inductors with high quality factors,\u201d Electron. Lett. <b>50<\/b> (2014) 925 (DOI: 10.1049\/el.2014.0488)."},{"key":"23","unstructured":"[23] A. Worapishet and M. Thamsirianunt: \u201cAn NMOS inductive loading technique for extended operating frequency CMOS ring oscillators,\u201d Midwest Symposium on Circuits and Systems (2002) 116 (DOI: 10.1109\/MWSCAS.2002.1187170)."},{"key":"24","unstructured":"[24] P. Payandehnia, <i>et al<\/i>.: \u201cA 12.5Gb\/s active-inductor based transmitter for I\/O applications,\u201d European Conference on Circuit Theory and Design (ECCTD) Dig. Tech. Papers (2011) 186 (DOI: 10.1109\/ECCTD.2011.6043313)."},{"key":"25","unstructured":"[25] E. Sackinger and W.C. Fischer: \u201cA 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1884 (DOI: 10.1109\/4.890301)."},{"key":"26","unstructured":"[26] H. Kimura, <i>et al<\/i>.: \u201c2.1 28Gb\/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS,\u201d IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2014) 38 (DOI: 10.1109\/ISSCC.2014.6757327)."},{"key":"27","unstructured":"[27] C.-H. Wu, <i>et al<\/i>.: \u201cA 1V 4.2mW fully integrated 2.5Gb\/s CMOS limiting amplifier using folded active inductors,\u201d IEEE International Symposium on Circuits and Systems (2004) 1044 (DOI: 10.1109\/ISCAS.2004.1328377)."},{"key":"28","unstructured":"[28] J. Chen, <i>et al<\/i>.: \u201cElectrical backplane equalization using programmable analog zeros and folded active inductors,\u201d IEEE Trans. Microw. Theory Techn. <b>55<\/b> (2007) 1459 (DOI: 10.1109\/TMTT.2007.900342)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T.H. Lee: <i>The Design of CMOS Radio-Frequency Integrated Circuits<\/i> (Cambridge University Press, Cambridge, 2004) 2nd ed. 273.","DOI":"10.1017\/CBO9780511817281"},{"key":"30","unstructured":"[30] R. Raut and Md. A.H. Talukder: \u201cEstimating the design Value(s) of the shunt-peaking inductor(s) in CMOS trans-impedance amplifier system by placement of poles and zeros,\u201d IEEE International Conference on Electronics, Circuits, and Systems Dig. Tech. Papers (2011) 17 (DOI: 10.1109\/ICECS.2011.6122203)."},{"key":"31","unstructured":"[31] J. Han, <i>et al<\/i>.: \u201cA 60Gb\/s 288mW NRZ transceiver with adaptive equalization and baud-rate clock and data recovery in 65nm CMOS technology,\u201d IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2017) 112 (DOI: 10.1109\/ISSCC.2017.7870286)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/11\/17_17.20200160\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,13]],"date-time":"2020-06-13T03:31:41Z","timestamp":1592019101000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/11\/17_17.20200160\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,10]]},"references-count":31,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200160","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,10]]}}}