{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,13]],"date-time":"2024-07-13T04:33:30Z","timestamp":1720845210884},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,8,25]]},"DOI":"10.1587\/elex.17.20200193","type":"journal-article","created":{"date-parts":[[2020,7,26]],"date-time":"2020-07-26T22:05:14Z","timestamp":1595801114000},"page":"20200193-20200193","source":"Crossref","is-referenced-by-count":3,"title":["An optimized fully-passive noise-shaping SAR ADC with integration capacitor reuse technique"],"prefix":"10.1587","volume":"17","author":[{"given":"Yi","family":"Yang","sequence":"first","affiliation":[{"name":"Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University"}]},{"given":"Di","family":"Li","sequence":"additional","affiliation":[{"name":"Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University"}]},{"given":"Chanrong","family":"Jiang","sequence":"additional","affiliation":[{"name":"Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University"}]},{"given":"Yuqian","family":"Liu","sequence":"additional","affiliation":[{"name":"Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C.-C. Liu, <i>et al.<\/i>: \u201cA 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 731 (DOI: 10.1109\/JSSC.2010.2042254)."},{"key":"2","unstructured":"[2] P. Harpe, <i>et al.<\/i>: \u201cA 10b\/12b 40 kS\/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ\/conversion-step,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3011 (DOI: 10.1109\/JSSC.2013.2278471)."},{"key":"3","unstructured":"[3] W.-B. Liu, <i>et al.<\/i>: \u201cA 12-bit, 45-MS\/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2661 (DOI: 10.1109\/JSSC.2011.2163556)."},{"key":"4","unstructured":"[4] S.-B. Liu, <i>et al.<\/i>: \u201cA 12-bit 10 MS\/s SAR ADC with high linearity and energy-efficient switching,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1616 (DOI: 10.1109\/TCSI.2016.2581177)."},{"key":"5","unstructured":"[5] T. Numata, <i>et al.<\/i>: \u201cA 16-bit 8-MS\/s SAR ADC with a foreground calibration and hybrid-charge-supply power structure,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20200097 (DOI: 10.1587\/elex.17.20200097)."},{"key":"6","unstructured":"[6] A. Bannon, <i>et al.<\/i>: \u201cAn 18 b 5 MS\/s SAR ADC with 100.2 dB dynamic range,\u201d IEEE Symposium on VLSI Circuits Dig. Tech. Papers (2014) (DOI: 10.1109\/VLSIC.2014.6858371)."},{"key":"7","unstructured":"[7] T. Samad, <i>et al.<\/i>: Understanding Delta-Sigma Data Converters (Wiley-IEEE Press, 2017) 2nd ed."},{"key":"8","unstructured":"[8] A. Edward, <i>et al.<\/i>: \u201c43-mW MASH 2-2 CT <i>\u03a3\u0394<\/i> modulator attaining 74.4 dB\/75.8 dB\/76.8 dB SNDR\/SNR\/DR and 50 MHz of BW in 40-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 448 (DOI: 10.1109\/JSSC.2016.2616361)."},{"key":"9","unstructured":"[9] L. Qi, <i>et al.<\/i>: \u201cA 76.6-dB-SNDR 50-MHz-BW 29.2-mW multi-bit CT sturdy MASH with DAC non-linearity tolerance,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 344 (DOI: 10.1109\/JSSC.2019.2942359)."},{"key":"10","unstructured":"[10] Y.-S. Kwak, <i>et al.<\/i>: \u201cA 72.9-dB SNDR 20-MHz BW 2-2 discrete-time sturdy MASH delta-sigma modulator using source-follower-based integrators,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2772 (DOI: 10.1109\/JSSC.2018.2859401)."},{"key":"11","unstructured":"[11] S.-H. Wu, <i>et al.<\/i>: \u201cA 81-dB dynamic range 16-MHz bandwidth <i>\u0394\u03a3<\/i> modulator using background calibration,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2170 (DOI: 10.1109\/JSSC.2013.2264137)."},{"key":"12","unstructured":"[12] M.Z. Straayer, <i>et al.<\/i>: \u201cA 12-bit, 10-MHz bandwidth, continuous-time ADC with a 5-Bit, 950-MS\/s VCO-based quantizer,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 814 (DOI: 10.1109\/JSSC.2008.917500)."},{"key":"13","unstructured":"[13] S.-L. Li, <i>et al.<\/i>: \u201cA 174.3-dB FoM VCO-based CT <i>\u0394\u03a3<\/i> modulator with a fully-digital phase extended quantizer and tri-level resistor DAC in 130-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1940 (DOI: 10.1109\/JSSC.2017.2693244)."},{"key":"14","unstructured":"[14] J.A. Fredenburg, <i>et al.<\/i>: \u201cA 90-MS\/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2898 (DOI: 10.1109\/JSSC.2012.2217874)."},{"key":"15","unstructured":"[15] K. Obata, <i>et al.<\/i>: \u201cA 97.99 dB SNDR, 2 kHz BW, 37.1 <i>\u03bc<\/i>W noise-shaping SAR ADC with dynamic element matching and modulation dither effect,\u201d IEEE VLSI Circuits (2016) (DOI: 10.1109\/VLSIC.2016.7573463)."},{"key":"16","unstructured":"[16] Y.-S. Shu, <i>et al.<\/i>: \u201cAn oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2928 (DOI: 10.1109\/JSSC.2016.2592623)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C.-C. Liu, <i>et al.<\/i>: \u201cA 0.46mW 5MHz-BW 79.7dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers (2017) 466.","DOI":"10.1109\/ISSCC.2017.7870463"},{"key":"18","unstructured":"[18] S.-L. Li, <i>et al.<\/i>: \u201cA 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3484 (DOI: 10.1109\/JSSC.2018.2871081)."},{"key":"19","unstructured":"[19] A. Matsuzawa, <i>et al.<\/i>: \u201cSAR+<i>\u0394\u03a3<\/i> ADCs with open-loop integrator using dynamic amplifier,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20182002 (DOI: 10.1587\/elex.15.20182002)."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Z.-J. Chen, <i>et al.<\/i>: \u201cA 2nd order fully-passive noise-shaping SAR ADC with embedded passive gain,\u201d IEEE Asian Solid-State Circuits Conference (A-SSCC) (2016) 309.","DOI":"10.1109\/ASSCC.2016.7844197"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W.-J. Guo, <i>et al.<\/i>: \u201cA 13b-ENOB 173dB-FoM 2nd-order NS SAR ADC with passive integrators,\u201d IEEE Symp. VLSI Circuits (2017) C236.","DOI":"10.23919\/VLSIC.2017.8008492"},{"key":"22","unstructured":"[22] H.-Y. Zhuang, <i>et al.<\/i>: \u201cA second-order noise-shaping SAR ADC with passive integrator and tri-level voting,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1636 (DOI: 10.1109\/JSSC.2019.2900150)."},{"key":"23","unstructured":"[23] J.-X. Liu, <i>et al.<\/i>: \u201cA 40kHz-BW 90dB-SNDR noise-shaping SAR with 4<i>\u00d7<\/i> passive gain and 2nd-order mismatch error shaping,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers (2020) (DOI: 10.1109\/ISSCC19947.2020.9063159)."},{"key":"24","unstructured":"[24] Y. Zhu, <i>et al.<\/i>: \u201cA 10-bit 100-MS\/s reference-free SAR ADC in 90 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1111 (DOI: 10.1109\/JSSC.2010.2048498)."},{"key":"25","unstructured":"[25] M. Asgari, <i>et al.<\/i>: \u201cBody effect compensation of analog switches using variable voltage function,\u201d IEICE Electron. Express <b>8<\/b> (2011) 189 (DOI: 10.1587\/elex.8.189)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H.-M. Chen, <i>et al.<\/i>: \u201cA high-performance bootstrap switch for low voltage switched-capacitor circuits,\u201d IEEE International Symposium on Radio-Frequency Integration Technology (2014).","DOI":"10.1109\/RFIT.2014.6933258"},{"key":"27","unstructured":"[27] S. Babayan-Mashhadi, <i>et al.<\/i>: \u201cAnalysis and design of a low-voltage low-power double-tail comparator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 343 (DOI: 10.1109\/TVLSI.2013.2241799)."},{"key":"28","unstructured":"[28] Z.-J. Chen, <i>et al.<\/i>: \u201cA 9.35-ENOB, 14.8 fJ\/conv.-step fully-passive noise-shaping SAR ADC,\u201d IEICE Trans. Electron. <b>E99-C<\/b> (2016) 963 (DOI: 10.1587\/transele.E99.C.963)."},{"key":"29","unstructured":"[29] W. Guo, <i>et al.<\/i>: \u201cA 12b-ENOB 61<i>\u03bc<\/i>W noise-shaping SAR ADC with a passive integrator,\u201d IEEE European Solid-state Circuits Conference (2016) 405 (DOI: 10.1109\/ESSCIRC.2016.7598327)."},{"key":"30","unstructured":"[30] Y. Song, <i>et al.<\/i>: \u201cPassive noise shaping in SAR ADC with improved efficiency,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 416 (DOI: 10.1109\/TVLSI.2017.2764742)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/16\/17_17.20200193\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,29]],"date-time":"2020-08-29T03:37:02Z","timestamp":1598672222000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/16\/17_17.20200193\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,25]]},"references-count":30,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200193","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,25]]}}}