{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T05:38:30Z","timestamp":1649137110724},"reference-count":35,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,7,25]]},"DOI":"10.1587\/elex.17.20200198","type":"journal-article","created":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T22:06:08Z","timestamp":1593468368000},"page":"20200198-20200198","source":"Crossref","is-referenced-by-count":0,"title":["A simple yet precise capacitance estimation method for on-chip power delivery network towards EMC analysis"],"prefix":"10.1587","volume":"17","author":[{"given":"Toshiki","family":"Kanamoto","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]},{"given":"Koki","family":"Kasai","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]},{"given":"Kan","family":"Hatakeyama","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]},{"given":"Atsushi","family":"Kurokawa","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]},{"given":"Tomoyuki","family":"Nagase","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]},{"given":"Masashi","family":"Imai","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Hirosaki University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R.H. Dennard, <i>et al<\/i>.: \u201cDesign of ion-implanted MOSFET\u2019s with very small physical dimensions,\u201d IEEE J. Solid-State Circuits <b>9<\/b> (1974) 256 (DOI: 10.1109\/JSSC.1974.1050511)."},{"key":"2","unstructured":"[2] Semiconductor Industry Association: International technology roadmap for semiconductors (2013) https:\/\/www.semiconductors.semiconductors-itrs\/."},{"key":"3","unstructured":"[3] K.T. Tang and E.G. Friedman: \u201cEstimation of transient voltage fluctuations in the CMOS-based power distribution networks,\u201d The 2001 IEEE International Symposium on Circuits and Systems <b>5<\/b> (2001) 463 (DOI: 10.1109\/ISCAS.2001.922085)."},{"key":"4","unstructured":"[4] K.T. Tang and E.G. Friedman: \u201cOn-chip <i>\u0394<\/i>I noise in the power distribution networks of high speed CMOS integrated circuits,\u201d 13th Annual IEEE International ASIC\/SOC Conference (2000) 53 (DOI: 10.1109\/ASIC.2000.880675)."},{"key":"5","unstructured":"[5] A. Waizman, <i>et al<\/i>.: \u201cCPU power delivery impedance profile resonances impact on core FMAX,\u201d 2006 IEEE Electrical Performance of Electronic Packaging (2006) 119 (DOI: 10.1109\/EPEP.2006.321206)."},{"key":"6","unstructured":"[6] E. Bogatin: <i>Signal and Power Integrity - Simplified<\/i> (Prentice Hall Signal Integrity Library, 2009)."},{"key":"7","unstructured":"[7] L.D. Smith, <i>et al<\/i>.: \u201cPower distribution system design methodology and capacitor selection for modern CMOS technology,\u201d IEEE Trans. Adv. Packag. <b>22<\/b> (1999) 284 (DOI: 10.1109\/6040.784476)."},{"key":"8","unstructured":"[8] K. Kasai, <i>et al<\/i>.: \u201cEfficiency investigation of capacitors mounted on re-distribution layers for FOWLP,\u201d Workshop on Synthesis and System Integration of Mixed Information Technologies (2019) 176. http:\/\/sasimi.jp\/new\/history\/."},{"key":"9","unstructured":"[9] N. Takahashi, <i>et al<\/i>.: \u201cAnalysis of complete power-distribution network and co-design optimization,\u201d Trans. Jpn. Inst. Electron. Packag. <b>2<\/b> (2009) 69 (DOI: 10.5104\/jiepeng.2.69)."},{"key":"10","unstructured":"[10] P.J. Doriol, <i>et al<\/i>.: \u201cEMC-aware design on a microcontroller for automotive applications,\u201d 2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2009) 1208 (DOI: 10.1109\/DATE.2009.5090846)."},{"key":"11","unstructured":"[11] J. Chen, <i>et al<\/i>.: \u201cA frequency-dependent target impedance method fulfilling both average and dynamic voltage drop constraints,\u201d IEEE 23rd Workshop on Signal and Power Integrity (2019) 1 (DOI: 10.1109\/SaPIW.2019.8781649)."},{"key":"12","unstructured":"[12] L.D. Smith, <i>et al<\/i>.: \u201cChip-package resonance in core power supply structures for a high power microprocessor,\u201d The ASME International Electronic Packaging Technical Conference and Exhibition (2001) 1 (DOI: 10.1.1.473.2097)."},{"key":"13","unstructured":"[13] M. Ono and A. Tomishima: \u201cThe on die decap modeling proposal (BIRD198),\u201d Asian IBIS Summit 2019 (2019) 44. https:\/\/ibis.org\/summits\/nov19c\/booklet.pdf."},{"key":"14","unstructured":"[14] G. Kubo, <i>et al<\/i>.: \u201cAnti-resonance peak shift due to variation of effective package inductance,\u201d 2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (2013) 229 (DOI: 10.1109\/EDAPS.2013.6724431)"},{"key":"15","unstructured":"[15] L.C. Quek, <i>et al<\/i>.: \u201cIntrinsic capacitance extraction and estimation for system-on-chip power delivery development,\u201d 2012 IEEE Asia Pacific Conference on Circuits and Systems (2012) 388 (DOI: 10.1109\/APCCAS.2012.6419053)."},{"key":"16","unstructured":"[16] Y.-F. Liu, <i>et al<\/i>.: \u201cCorrelation of on-die capacitance for power delivery network,\u201d 2008 IEEE-EPEP Electrical Performance of Electronic Packaging, (2008) 123 (DOI: 10.1109\/EPEP.2008.4675893)."},{"key":"17","unstructured":"[17] X. Liu, <i>et al<\/i>.: \u201cThe extraction and measurement of on-die impedance for power delivery analysis,\u201d 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems (2009) 195 (DOI: 10.1109\/EPEPS.2009.5338445)."},{"key":"18","unstructured":"[18] L.C. Quek, <i>et al<\/i>.: \u201cCharacterization of on die capacitance and silicon measurement correlation,\u201d 2015 International Conference on Electronics Packaging and iMAPS All Asia Conference (2015) 739 (DOI: 10.1109\/ICEP-IAAC.2015.7111108)."},{"key":"19","unstructured":"[19] E. Kulali, <i>et al<\/i>.: \u201cChip power model--a new methodology for system power integrity analysis and design,\u201d 2007 IEEE Electrical Performance of Electronic Packaging (2007) 259 (DOI: 10.1109\/EPEP.2007.4387176)."},{"key":"20","unstructured":"[20] S. Hayashi and M. Yamada: \u201cEMI-noise analysis under ASIC design environment,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>19<\/b> (2000) 1337 (DOI: 10.1109\/43.892857)."},{"key":"21","unstructured":"[21] C. Cheng, <i>et al<\/i>.: <i>Interconnect Analysis and Synthesis<\/i> (Wiley-Interscience, 1999) 1st ed."},{"key":"22","unstructured":"[22] L. Smith, <i>et al<\/i>.: \u201cOn-die capacitance measurements in the frequency and time domains,\u201d Designcon (2011)."},{"key":"23","unstructured":"[23] Mentor Graphics Corp.: Calibre xRC parasitic extraction tool Version 2017.1 Manual (2017)."},{"key":"24","unstructured":"[24] K. Sakata, <i>et al<\/i>.: \u201cImpact of mutual inductance on timing in nano-scale SoC,\u201d IEICE Electron. Express <b>15<\/b> (2018) 1349 (DOI: 10.1587\/elex.15.20180376)."},{"key":"25","unstructured":"[25] J. Xu and X. Wang: \u201cModeling mutual coupling capacitance effects of package RDL to chip on radio frequency ICs,\u201d 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (2018) 1 (DOI: 10.1109\/ICSICT.2018.8565687)."},{"key":"26","unstructured":"[26] Synopsys Inc.: HSPICE circuit simulator Version L-2016 Manual (2016)."},{"key":"27","unstructured":"[27] A.B. Kahng and S. Muddu: \u201cImproved effective capacitance computations for use in logic and layout optimization,\u201d Twelfth International Conference on VLSI Design (1999) 578 (DOI: 10.1109\/ICVD.1999.745217)."},{"key":"28","unstructured":"[28] Synopsys Inc.: FineSim SPICE and FastSPICE simulator Version M-2017 Manual (2017)."},{"key":"29","unstructured":"[29] P. Groeneveld: \u201cGoing with the flow: bridging the gap between theory and practice in physical design,\u201d 2010 International Symposium on Physical Design (2010) (DOI: 10.1145\/1735023.1735026)."},{"key":"30","unstructured":"[30] Synopsys Inc.: CustomSim FastSPICE simulator Version M-2017 Manual (2017)."},{"key":"31","unstructured":"[31] Z. Georgios, <i>et al<\/i>.: \u201cA framework for enabling fast voltage overscaling simulation for approximate computing circuits,\u201d IEEE Trans. Very Large Scale Integr. Syst. <b>26<\/b> (2018) 1204 (DOI: 10.1109\/TVLSI.2018.2803202)."},{"key":"32","unstructured":"[32] M.A. Karami and N. Masoumi: \u201cNovel methods for accelerating substrate coupling modeling and analysis,\u201d IEICE Electron. Express <b>3<\/b> (2006) 480 (DOI: 10.1587\/elex.3.480)."},{"key":"33","unstructured":"[33] T. Yoneda, <i>et al<\/i>.: \u201cMulti-chip NoCs for automotive applications,\u201d IEEE 18th Pacific Rim International Symposium on Dependable Computing (2012) 105 (DOI: 10.1109\/PRDC.2012.20)."},{"key":"34","unstructured":"[34] Keysight Technologies: HP4291A RF Impedance Analyzer Manual."},{"key":"35","unstructured":"[35] T. Charania, <i>et al<\/i>.: \u201cAnalysis and design of on-chip decoupling capacitors,\u201d IEEE Trans. Very Large Scale Integr. Syst. <b>21<\/b> (2013) 648 (DOI: 10.1109\/TVLSI.2012.2198501)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/14\/17_17.20200198\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,25]],"date-time":"2020-07-25T03:31:40Z","timestamp":1595647900000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/14\/17_17.20200198\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,25]]},"references-count":35,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200198","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,25]]}}}