{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T10:40:31Z","timestamp":1649068831353},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,9,25]]},"DOI":"10.1587\/elex.17.20200204","type":"journal-article","created":{"date-parts":[[2020,9,14]],"date-time":"2020-09-14T22:07:18Z","timestamp":1600121238000},"page":"20200204-20200204","source":"Crossref","is-referenced-by-count":0,"title":["A modified pulse swallow frequency divider for fractional-N PLL"],"prefix":"10.1587","volume":"17","author":[{"given":"Peihui","family":"Yan","sequence":"first","affiliation":[{"name":"GNSS Research Center, Wuhan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinguang","family":"Jiang","sequence":"additional","affiliation":[{"name":"GNSS Research Center, Wuhan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianghua","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Hubei University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanan","family":"Tang","sequence":"additional","affiliation":[{"name":"GNSS Research Center, Wuhan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C. Lam and B. Razavi: \u201cA 2.6-GHz\/5.2-GHz frequency synthesizer in 0.4-um CMOS technology,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 788 (DOI: 10.1109\/4.841508)."},{"key":"2","unstructured":"[2] J. Shin and H. Shin: \u201cA CMOS high speed pulse swallow frequency divider for <i>\u0394\u03a3<\/i> fractional-N PLL\u2019s,\u201d IEICE Electron. Express <b>7<\/b> (2010) 856 (DOI: 10.1587\/elex.7.856)."},{"key":"3","unstructured":"[3] S. Radhapuram, <i>et al.<\/i>: \u201cA low-power CMOS programmable frequency divider with novel retiming scheme,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20141233 (DOI: 10.1587\/elex.12.20141233)."},{"key":"4","unstructured":"[4] W. Jiang, <i>et al.<\/i>: \u201cA low-power high-speed true single-phase clock-based divide-by-2\/3 prescaler,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20160446 (DOI: 10.1587\/elex.13.20160446)."},{"key":"5","unstructured":"[5] J. Wu, <i>et al.<\/i>: \u201cA low-power high-speed true single phase clock divide-by-2\/3 prescaler,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20120913 (DOI: 10.1587\/elex.10.20120913)."},{"key":"6","unstructured":"[6] X. Ji, <i>et al.<\/i>: \u201cA 2.4 GHz fractional-N PLL with a low-power true single-phase clock prescaler,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170065 (DOI: 10.1587\/elex.14.20170065)."},{"key":"7","unstructured":"[7] W.-H. Chen and B. Jung: \u201cHigh-speed low-power true single-phase clock dual-modulus prescalers,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 144 (DOI: 10.1109\/TCSII.2011.2106351)."},{"key":"8","unstructured":"[8] S. Farsiani, <i>et al.<\/i>: \u201cA novel topology for modular frequency dividers with enhanced speed and power efficiency,\u201d Analog Integr. Circ. Sig. Process. <b>84<\/b> (2015) 161 (DOI: 10.1007\/s10470-015-0541-z)."},{"key":"9","unstructured":"[9] V.K. Manthena, <i>et al.<\/i>: \u201cA low-power single-phase clock multiband flexible divider,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 376 (DOI: 10.1109\/TVLSI.2010.2100052)."},{"key":"10","unstructured":"[10] S. Jia, <i>et al.<\/i>: \u201cLow-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme,\u201d Electron. Lett. <b>51<\/b> (2015) 464 (DOI: 10.1049\/el.2014.4146)."},{"key":"11","unstructured":"[11] X. Ji, <i>et al.<\/i>: \u201cHigh speed low power true single phase clock CMOS divide by 2\/3 prescaler,\u201d 2017 International Conference on Circuits, Devices and Systems (ICCDS) (2017) 80 (DOI: 10.1109\/ICCDS.2017.8120455)."},{"key":"12","unstructured":"[12] W. Wang, <i>et al.<\/i>: \u201cDesign of low-power high-speed dual-modulus frequency divider with improved MOS current mode logic,\u201d 2018 IEEE International Conference on Electron Devices and Solid State Circuits (2018) 1 (DOI: 10.1109\/EDSSC.2018.8487126)."},{"key":"13","unstructured":"[13] H. Gao, <i>et al.<\/i>: \u201cPulse swallow frequency divider with idle DFFs automatically powered off,\u201d Electron. Lett. <b>48<\/b> (2012) 636 (DOI: 10.1049\/el.2012.0545)."},{"key":"14","unstructured":"[14] M. Vallet, <i>et al.<\/i>: \u201cA very low power CMOS 28FDSOI programmable fractional frequency divider for Wifi-WiGig,\u201d 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (2014) 1 (DOI: 10.1109\/S3S.2014.7028234)."},{"key":"15","unstructured":"[15] A. Sahafi, <i>et al.<\/i>: \u201cUltra low power frequency divider for 2.45 GHz ZigBee frequency synthesizer,\u201d Analog Integr. Circ. Sig. Process. <b>74<\/b> (2013) 97 (DOI: 10.1007\/s10470-012-9935-3)."},{"key":"16","unstructured":"[16] Z. Gao, <i>et al.<\/i>: \u201cA programmable high-speed pulse swallow divide-by-N frequency divider for PLL frequency synthesizer,\u201d 2010 International Conference on Computer Application and System Modeling (2010) V6-315 (DOI: 10.1109\/ICCASM.2010.5619385)."},{"key":"17","unstructured":"[17] Y. Lu and F. Xiangning: \u201cDesign of a low-voltage high-speed CMOS integer-M frequency divider in WSN applications,\u201d 2012 4th International High Speed Intelligent Communication Forum (2012) 1 (DOI: 10.1109\/HSIC.2012.6213023)."},{"key":"18","unstructured":"[18] X. Lei, <i>et al.<\/i>: \u201cA high speed low power pulse swallow frequency divider for DRM\/DAB frequency synthesizer,\u201d 2009 International Conference on Wireless Communications &amp; Signal Processing (2009) 1 (DOI: 10.1109\/WCSP.2009.5371501)."},{"key":"19","unstructured":"[19] S. Zhenhua and L. Zhiqun: \u201cDesign of a low-power high-speed CMOS frequency divider for WSN applications,\u201d 2011 IEEE 13th International Conference on Communication Technology (2011) 1091 (DOI: 10.1109\/ICCT.2011.6158050)."},{"key":"20","unstructured":"[20] J. Pan, <i>et al.<\/i>: \u201cA high-speed low-power pulse swallow divider with robustness consideration,\u201d 2008 9th International Conference on Solid-State and Integrated-Circuit Technology (2008) 2168 (DOI: 10.1109\/ICSICT.2008.4734998)."},{"key":"21","unstructured":"[21] M.K. Hati and T.K. Bhattacharyya: \u201cEfficient design technique for pulse swallow based fractional-N frequency divider,\u201d International Symposium on Circuits and Systems (2015) 457 (DOI: 10.1109\/ISCAS.2015.7168669)."},{"key":"22","unstructured":"[22] M.K. Hati and T.K. Bhattacharyya: \u201cA novel pulse swallow based frequency divider circuit for a phase-locked loops,\u201d Analog Integr. Circ. Sig. Process. <b>92<\/b> (2017) 55 (DOI: 10.1007\/s10470-017-0979-2)."},{"key":"23","unstructured":"[23] H. Yuan, <i>et al.<\/i>: \u201cAn adaptive multi-modulus frequency divider,\u201d 2013 IEEE 10th International Conference on ASIC (2013) 1 (DOI: 10.1109\/ASICON.2013.6811984)."},{"key":"24","unstructured":"[24] Q. Cao and Z. Li: \u201cDesign of a low power 2GHz CMOS frequency divider for WSN applications,\u201d 2012 International Conference on Microwave and Millimeter Wave Technology (2012) 1 (DOI: 10.1109\/ICMMT.2012.6230210)."},{"key":"25","unstructured":"[25] W. Li, <i>et al.<\/i>: \u201cA 5.5-GHz multi-modulus frequency divider in 0.35\u00b5m SiGe BiCMOS technology for delta-sigma fractional-N frequency synthesizers,\u201d 2010 International Conference on Microwave and Millimeter Wave Technology (2010) 1937 (DOI: 10.1109\/ICMMT.2010.5524820)."},{"key":"26","unstructured":"[26] P. Jiang, <i>et al.<\/i>: \u201cA high speed programmable frequency divider,\u201d Proceedings of 2014 3rd Asia-Pacific Conference on Antennas and Propagation (2014) 1130 (DOI: 10.1109\/APCAP.2014.6992711)."},{"key":"27","unstructured":"[27] S.-W. Hwang and Y. Moon: \u201cDivide-by-N and divide-by-N\/N+1 prescalers based on a shift register and a multi-input NOR gate,\u201d IEICE Electron. Express <b>9<\/b> (2012) 1611 (DOI: 10.1587\/elex.9.1611)."},{"key":"28","unstructured":"[28] G. Ting, <i>et al.<\/i>: \u201cA 20.5GHz wide-band programmable divide-by-N frequency divider,\u201d 2014 International Symposium on Integrated Circuits (2014) 164 (DOI: 10.1109\/ISICIR.2014.7029472)."},{"key":"29","unstructured":"[29] Z. Deng and A.M. Niknejad: \u201cThe speed-power trade-off in the design of CMOS true-single-phase-clock dividers,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2457 (DOI: 10.1109\/JSSC.2010.2074290)."},{"key":"30","unstructured":"[30] A. Elkholy, <i>et al.<\/i>: \u201cA 2.0-5.5 GHz wide bandwidth ring-based digital fractional-N PLL with extended range multi-modulus divider,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1771 (DOI: 10.1109\/JSSC.2016.2557807)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/18\/17_17.20200204\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,26]],"date-time":"2020-09-26T03:30:54Z","timestamp":1601091054000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/18\/17_17.20200204\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,25]]},"references-count":30,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200204","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,25]]}}}