{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T17:32:13Z","timestamp":1791394333021,"version":"4.3.3"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1587\/elex.17.20200218","type":"journal-article","created":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T18:06:05Z","timestamp":1594663565000},"page":"20200218-20200218","source":"Crossref","is-referenced-by-count":23,"title":["Approximate adder design with simplified lower-part approximation"],"prefix":"10.1587","volume":"17","author":[{"given":"Jungwon","family":"Lee","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyoju","family":"Seo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yerin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongtae","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Ghosh, <i>et al.<\/i>: \u201cVoltage salable high-speed robust hybrid arithmetic units using adaptive clocking,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 1301 (DOI: 10.1109\/TVLSI.2009.2022531)."},{"key":"2","unstructured":"[2] S. Mittal: \u201cA survey of techniques for approximate computing,\u201d ACM Comput. Survey <b>48<\/b> (2016) 62 (DOI: 10.1145\/2893356)."},{"key":"3","unstructured":"[3] J. Chen, <i>et al.<\/i>: \u201cA new area and power efficient DCT circuits using sporadic logarithmic shifters,\u201d IEICE Electron. Express <b>16<\/b> (2019) 1 (DOI: 10.1587\/elex.16.20190317)."},{"key":"4","unstructured":"[4] Y. Kim, <i>et al.<\/i>: \u201cA reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing,\u201d ACM J. Emerg. Technol. Comput. Syst. <b>11<\/b> (2015) 38 (DOI: 10.1145\/2700234)."},{"key":"5","unstructured":"[5] S. Zhang, <i>et al.<\/i>: \u201cThread: towards fine-grained precision reconfiguration in variable-precision neural network accelerator,\u201d IEICE Electron. Express <b>16<\/b> (2019) 1 (DOI: 10.1587\/elex.16.20190145)."},{"key":"6","unstructured":"[6] J. Chang and J. Sha: \u201cAn efficient implementation of 2D convolution in CNN,\u201d IEICE Electron. Express <b>14<\/b> (2017) 1 (DOI: 10.1587\/elex.13.20161134)."},{"key":"7","unstructured":"[7] H. Mahdiani, <i>et al.<\/i>: \u201cBio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 850 (DOI: 10.1109\/TCSI.2009.2027626)."},{"key":"8","unstructured":"[8] A. Dalloo, <i>et al.<\/i>: \u201cSystematic design of an approximate adder: the optimized lower part constant-OR adder,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1595 (DOI: 10.1109\/TVLSI.2018.2822278)."},{"key":"9","unstructured":"[9] N. Zhu, <i>et al.<\/i>: \u201cDesign of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 1225 (DOI: 10.1109\/TVLSI.2009.2020591)."},{"key":"10","unstructured":"[10] Y. Kim: \u201cAn accuracy enhanced error tolerant adder with carry prediction for approximate computing,\u201d IEIE Trans. Smart Process. Comput. <b>8<\/b> (2019) 324 (DOI: 10.5573\/IEIESPC.2019.8.4.324)."},{"key":"11","unstructured":"[11] Y. Kim: \u201cA novel approximate adder with enhanced low-cost carry prediction for error tolerant computing,\u201d IEIE Trans. Smart Process. Comput. <b>8<\/b> (2019) 506 (DOI: 10.5573\/IEIESPC.2019.8.6.506)."},{"key":"12","unstructured":"[12] H. Seo, <i>et al.<\/i>: \u201cDesign and analysis of approximate adder with hybrid error reduction,\u201d Electronics <b>9<\/b> (2020) 471 (DOI: 10.3390\/electronics9030471)."},{"key":"13","unstructured":"[13] M. Pashaeifar, <i>et al.<\/i>: \u201cApproximate reverse carry propagation adder for energy-efficient DSP applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 2530 (DOI: 10.1109\/TVLSI.2018.2859939)."},{"key":"14","unstructured":"[14] W. Liu, <i>et al.<\/i>: \u201cDesign and analysis of inexact floating-point adders,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 308 (DOI: 10.1109\/TC.2015.2417549)."},{"key":"15","unstructured":"[15] K. Du, <i>et al.<\/i>: \u201cHigh performance reliable variable latency carry select addition,\u201d Proc. Design, Autom., Test Eur. (DATE)(2012) 2157 (DOI: 10.1109\/DATE.2012.6176685)."},{"key":"16","unstructured":"[16] A. Kahng and S. Kang: \u201cAccuracy-configurable adder for approximate arithmetic designs,\u201d Proc. Design Autom. Conf. (DAC)(2012) 820 (DOI: 10.1145\/2228360.2228509)."},{"key":"17","unstructured":"[17] M. Shafique, <i>et al.<\/i>: \u201cA low latency generic accuracy configurable adder,\u201d Proc. Design Autom. Conf. (DAC)(2015) 86 (DOI: 10.1145\/2744769.2744778)."},{"key":"18","unstructured":"[18] S.-L. Lu: \u201cSpeeding up processing with approximation circuits,\u201d Computer <b>37<\/b> (2004) 67 (DOI: 10.1109\/MC.2004.1274006)."},{"key":"19","unstructured":"[19] O. Akbari, <i>et al.<\/i>: \u201cRAP-CLA: a reconfigurable approximate carry loo-ahead adder,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 1089 (DOI: 10.1109\/TCSII.2016.2633307)."},{"key":"20","unstructured":"[20] F. Ebrahimi-Azandaryani, <i>et al.<\/i>: \u201cBlock-based carry speculative approximate adder for energy-efficient applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 137 (DOI: 10.1109\/TCSII.2019.2901060)."},{"key":"21","unstructured":"[21] Y. Kim, <i>et al.<\/i>: \u201cAn energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems,\u201d Proc. Int. Conf. Comput.-Aided Design (ICCAD)(2013) 130 (DOI: 10.1109\/ICCAD.2013.6691108)."},{"key":"22","unstructured":"[22] Y. Kim, <i>et al.<\/i>: \u201cEnergy efficient approximate arithmetic for error resilient neuromorphic computing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2733 (DOI: 10.1109\/TVLSI.2014.2365458)."},{"key":"23","unstructured":"[23] T. Sato, <i>et al.<\/i>: \u201cTrading accuracy for power with a configurable approximate adder,\u201d IEICE Trans. Electron. <b>E102-C<\/b> (2019) 260 (DOI: 10.1587\/transele.2018CDP0001)."},{"key":"24","unstructured":"[24] H. Waris, <i>et al.<\/i>: \u201cHigh-performance approximate half and full adder cells using NAND logic gate,\u201d IEICE Electron. Express <b>16<\/b> (2019) 1 (DOI: 10.1587\/elex.16.20190043)."},{"key":"25","unstructured":"[25] T. Yang, <i>et al.<\/i>: \u201cAn accuracy-configurable adder for low-power applications,\u201d IEICE Trans. Electron. <b>E103-C<\/b> (2020) 68 (DOI: 10.1587\/transele.2019LHP0002)."},{"key":"26","unstructured":"[26] P. Balasubramanian and D.L. Maskell: \u201cHardware optimized and error reduced approximate adder,\u201d Electronics <b>8<\/b> (2019) 1212 (DOI: 10.3390\/electronics8111212)."},{"key":"27","unstructured":"[27] B.K. Mohanty: \u201cEfficient fixed-width adder-tree design,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 292 (DOI: 10.1109\/TCSII.2018.2849214)."},{"key":"28","unstructured":"[28] N.-C. Huang, <i>et al.<\/i>: \u201cSensor-based approximate adder design for accelerating error tolerant and deep-learning applications,\u201d Proc. Design, Autom., Test Eur. (DATE)(2019) 692 (DOI: 10.23919\/DATE.2019.8714949)."},{"key":"29","unstructured":"[29] D. Celia, <i>et al.<\/i>: \u201cOptimizing power-accuracy trade-off in approximate adders,\u201d Proc. Design, Autom., Test Eur. (DATE)(2018) 1488 (DOI: 10.23919\/DATE.2018.8342248)."},{"key":"30","unstructured":"[30] J. Liang, <i>et al.<\/i>: \u201cNew metrics for the reliability of approximate and probabilistic adders,\u201d IEEE Trans. Comput. <b>62<\/b> (2013) 1760 (DOI: 10.1109\/TC.2012.146)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/15\/17_17.20200218\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,14]],"date-time":"2020-08-14T23:12:37Z","timestamp":1597446757000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/15\/17_17.20200218\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":30,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200218","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,10]]}}}