{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T05:02:08Z","timestamp":1764997328226},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,9,10]]},"DOI":"10.1587\/elex.17.20200232","type":"journal-article","created":{"date-parts":[[2020,8,13]],"date-time":"2020-08-13T22:06:00Z","timestamp":1597356360000},"page":"20200232-20200232","source":"Crossref","is-referenced-by-count":1,"title":["A local congestion elimination technique driven by overflow"],"prefix":"10.1587","volume":"17","author":[{"given":"Wei","family":"Wu","sequence":"first","affiliation":[{"name":"The School of Information Science and Technology, Southwest Jiaotong University"}]},{"given":"Zhixiong","family":"Di","sequence":"additional","affiliation":[{"name":"The School of Information Science and Technology, Southwest Jiaotong University"}]},{"given":"Jiangyi","family":"Shi","sequence":"additional","affiliation":[{"name":"The School of Microelectronics, Xidian University"}]},{"given":"Quanyuan","family":"Feng","sequence":"additional","affiliation":[{"name":"The School of Information Science and Technology, Southwest Jiaotong University"}]},{"given":"Zhengguang","family":"Tang","sequence":"additional","affiliation":[{"name":"The School of Microelectronics, Xidian University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] D.Z. Pan, <i>et al.<\/i>: \u201cDesign for manufacturing with emerging nanolithography,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>32<\/b> (2013) 1453 (DOI: 10.1109\/TCAD.2013.2276751)."},{"key":"2","unstructured":"[2] A. Jahanian and M.S. Zamani: \u201cMetro-on-chip: an efficient physical design technique for congestion reduction,\u201d IEICE Electron. Express <b>4<\/b> (2007) 510 (DOI: 10.1587\/elex.4.510)."},{"key":"3","unstructured":"[3] C.J. Alpert, <i>et al.<\/i>: \u201cWhat makes a design difficult to route,\u201d Proc. ISPD (2010) 7 (DOI: 10.1145\/1735023.1735028)."},{"key":"4","unstructured":"[4] Z. Li, <i>et al.<\/i>: \u201cGuiding a physical design closure system to produce easier-to-route designs with more predictable timing,\u201d Proc. DAC (2012) 465 (DOI: 10.1145\/2228360.2228442)."},{"key":"5","unstructured":"[5] W.-T.J. Chan, <i>et al.<\/i>: \u201cBEOL stack-aware routability prediction from placement using data mining techniques,\u201d Proc. ICCD (2016) 41 (DOI: 10.1109\/ICCD.2016.7753259)."},{"key":"6","unstructured":"[6] C.-H. Hsu, <i>et al.<\/i>: \u201cMulti-layer global routing considering via and wire capacities,\u201d Proc. ICCAD (2008) 350 (DOI: 10.1109\/ICCAD.2008.4681597)."},{"key":"7","unstructured":"[7] Y. Wei, <i>et al.<\/i>: \u201cTechniques for scalable and effective routability evaluation,\u201d ACM Trans. Design Autom. Electr. Syst. <b>19<\/b> (2014) 17 (DOI: 10.1145\/2566663)."},{"key":"8","unstructured":"[8] H. Shojaei, <i>et al.<\/i>: \u201cPlanning for local net congestion in global routing,\u201d Proc. ISPD (2013) 85 (DOI: 10.1145\/2451916.2451940)."},{"key":"9","unstructured":"[9] D. Shi and A. Davoodi: \u201cTraPL: track planning of local congestion for global routing,\u201d Proc. DAC (2017) 19 (DOI: 10.1145\/3061639.3062335)."},{"key":"10","unstructured":"[10] J. Lou, <i>et al.<\/i>: \u201cEstimating routing congestion using probabilistic analysis,\u201d Proc. ISPD (2001) 112 (DOI: 10.1145\/369691.369749)."},{"key":"11","unstructured":"[11] J. Westra, <i>et al.<\/i>: \u201cProbabilistic congestion prediction,\u201d Proc. ISPD (2004) 204 (DOI: 10.1145\/981066.981110)."},{"key":"12","unstructured":"[12] C. Wang, <i>et al.<\/i>: \u201cDLAU: a scalable deep learning accelerator unit on FPGA,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>36<\/b> (2017) 513 (DOI: 10.1109\/TCAD.2016.2587683)."},{"key":"13","unstructured":"[13] Z. Qi, <i>et al.<\/i>: \u201cAccurate prediction of detailed routing congestion using supervised data learning,\u201d Proc. ICCAD (2014) 97 (DOI: 10.1109\/ICCD.2014.6974668)."},{"key":"14","unstructured":"[14] W.-T.J. Chan, <i>et al.<\/i>: \u201cRoutability optimization for industrial designs at sub-14nm process nodes using machine learning,\u201d Proc. ISPD (2017) 15 (DOI: 10.1145\/3036669.3036681)."},{"key":"15","unstructured":"[15] Q. Zhou, <i>et al.<\/i>: \u2018An accurate detailed routing routability prediction model in placement,\u201d Proc. ASQED (2015) 119 (DOI: 10.1109\/ACQED.2015.7274019)."},{"key":"16","unstructured":"[16] A.F. Tabrizi, <i>et al.<\/i>: \u201cA machine learning framework to identify detailed routing short violations from a placed netlist,\u201d Proc. DAC (2018) 1 (DOI: 10.1109\/DAC.2018.8465835)."},{"key":"17","unstructured":"[17] J.A. Roy and I.L. Markov: \u201cHigh-performance routing at the nanometer scale,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>27<\/b> (2008) 1066 (DOI: 10.1109\/TCAD.2008.923255)."},{"key":"18","unstructured":"[18] M.D. Moffitt: \u201cMaizeRouter: engineering an effective global router,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>27<\/b> (2008) 2017 (DOI: 10.1109\/TCAD.2008.2006082)."},{"key":"19","unstructured":"[19] M.M. Ozdal and M.D.F. Wong: \u201cArcher: a history-driven global routing algorithm,\u201d Proc. ICCAD (2007) 488 (DOI: 10.1109\/ICCAD.2007.4397312)."},{"key":"20","unstructured":"[20] Y.-J. Chang, <i>et al.<\/i>: \u201cNTHU-Route 2.0: a fast and stable global router,\u201d Proc. ICCAD (2008) 338 (DOI: 10.1109\/ICCAD.2008.4681595)."},{"key":"21","unstructured":"[21] H.-Y. Chen, <i>et al.<\/i>: \u201cHigh-performance global routing with fast overflow reduction,\u201d Proc. ASP-DAC (2009) 582 (DOI: 10.1109\/ASPDAC.2009.4796543)."},{"key":"22","unstructured":"[22] Y. Xu, <i>et al.<\/i>: \u201cFastRoute 4.0: global router with efficient via minimization,\u201d Proc. ASP-DAC (2009) 576 (DOI: 10.1109\/ASPDAC.2009.4796542)."},{"key":"23","unstructured":"[23] K.-R. Dai, <i>et al.<\/i>: \u201cNCTU-GR: efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on 3-D global routing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 459 (DOI: 10.1109\/TVLSI.2010.2102780)."},{"key":"24","unstructured":"[24] T.-H. Wu, <i>et al.<\/i>: \u201cA parallel integer programming approach to global routing,\u201d Proc. DAC (2010) 194 (DOI: 10.1145\/1837274.1837323)."},{"key":"25","unstructured":"[25] W.-H. Liu, <i>et al.<\/i>: \u201cMulti-threaded collision-aware global routing with bounded-length maze routing,\u201d Proc. DAC (2010) 200 (DOI: 10.1145\/1837274.1837324)."},{"key":"26","unstructured":"[26] Y. Han, <i>et al.<\/i>: \u201cExploring high-throughput computing paradigm for global routing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 155 (DOI: 10.1109\/TVLSI.2012.2234489)."},{"key":"27","unstructured":"[27] W.-H. Liu, <i>et al.<\/i>: \u201cA fast maze-free routing congestion estimator with hybrid unilateral monotonic routing,\u201d Proc. ICCAD (2012) 713 (DOI: https:\/\/doi.org\/10.1145\/2429384.2429539<i><\/i>)."},{"key":"28","unstructured":"[28] A. Farkish and A. Jahanian: \u201cParallelizing the FPGA global routing algorithm on multi-core systems without quality degradation,\u201d IEICE Electron. Express <b>8<\/b> (2011) 2061 (DOI: 10.1587\/elex.8.2061)."},{"key":"29","unstructured":"[29] Z. Qi, <i>et al.<\/i>: \u201cVFGR: a very fast parallel global router with accurate congestion modeling,\u201d Proc. ASP-DAC (2014) 525 (DOI: 10.1109\/ASPDAC.2014.6742945)."},{"key":"30","unstructured":"[30] F. Bodine: \u201cReducing cell placement congestion using targeted pattern halos,\u201d SNUG Proc. PD (2014) 1."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/17\/17_17.20200232\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,12]],"date-time":"2020-09-12T03:29:38Z","timestamp":1599881378000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/17\/17_17.20200232\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,10]]},"references-count":30,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200232","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,10]]}}}