{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,31]],"date-time":"2025-08-31T10:29:33Z","timestamp":1756636173600},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,10,25]]},"DOI":"10.1587\/elex.17.20200282","type":"journal-article","created":{"date-parts":[[2020,10,5]],"date-time":"2020-10-05T22:11:02Z","timestamp":1601935862000},"page":"20200282-20200282","source":"Crossref","is-referenced-by-count":9,"title":["Low-power high-performance 32-bit RISC-V microcontroller on 65-nm silicon-on-thin-BOX (SOTB)"],"prefix":"10.1587","volume":"17","author":[{"given":"Trong-Thuc","family":"Hoang","sequence":"first","affiliation":[{"name":"University of Electro-Communications (UEC)"},{"name":"National Institution of Advanced Industrial Science and Technology (AIST)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khai-Duy","family":"Nguyen","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"},{"name":"The University of Danang, University of Science and Technology (DUT)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tuan-Kiet","family":"Dang","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"},{"name":"The University of Danang, University of Science and Technology (DUT)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quynh Nguyen Quang","family":"Nhu","sequence":"additional","affiliation":[{"name":"The University of Danang, University of Science and Technology (DUT)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phuc Hong","family":"Than","sequence":"additional","affiliation":[{"name":"Duy Tan University (DTU)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan-Tu","family":"Tran","sequence":"additional","affiliation":[{"name":"University of Engineering and Technology (VNU-UET)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duc-Hung","family":"Le","sequence":"additional","affiliation":[{"name":"University of Science (VNU-HCMUS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[{"name":"National Institution of Advanced Industrial Science and Technology (AIST)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[{"name":"National Institution of Advanced Industrial Science and Technology (AIST)"},{"name":"Technology Research Association of Secure IoT Edge application based on RISC-V Open architecture (TRASIO)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S.P. Dandamudi: <i>Guide to RISC Processors: for Programmers and Engineers<\/i>(Springer-Verlag, New York, 2005) 1 (DOI: 10.1007\/b139084)."},{"key":"2","unstructured":"[2] Wikipedia: ARM architecture (2020) https:\/\/en.wikipedia.org\/wiki\/ARM_architecture."},{"key":"3","unstructured":"[3] Wikipedia: Reduced instruction set computer (2020) https:\/\/en.wikipedia.org\/wiki\/Reduced_instruction_set_computer."},{"key":"4","unstructured":"[4] R. Goodwins: Chips that pass in the night: How risky is RISC-V to Arm, Intel and the others? Very (2020) https:\/\/www.theregister.co.uk\/2020\/03\/09\/risc_v_intel_amd_arm\/."},{"key":"5","unstructured":"[5] A. Waterman, <i>et al.<\/i>: The RISC-V instruction set manual, vol. I, ver. 2.0, UCB\/EECS-2014-54, EECS Department, University of California, Berkeley (2014) https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2014\/EECS-2014-54.pdf."},{"key":"6","unstructured":"[6] RISC-V Foundation (2020) https:\/\/riscv.org\/risc-v-foundation\/."},{"key":"7","unstructured":"[7] A. Waterman and K. Asanovi\u0107: The RISC-V instruction set manual, vol. I, ver. 2.2, SiFive Inc. and EECS Department, University of California, Berkeley (2017) https:\/\/content.riscv.org\/wp-content\/uploads\/2017\/05\/riscv-spec-v2.2.pdf."},{"key":"8","unstructured":"[8] RISC-V Foundation: RISC-V software status (2020) https:\/\/riscv.org\/software-status\/."},{"key":"9","unstructured":"[9] Y. Wang and N. Tan: \u201cAn application-specific microprocessor for energy metering based on RISC-V,\u201d IEEE Int. Conf. on IC Design and Tech. (ICICDT) (2019) 1 (DOI: 10.1109\/ICICDT.2019.8790918)."},{"key":"10","unstructured":"[10] A. Munir, <i>et al.<\/i>: \u201cFast reliable verification methodology for RISC-V without a reference model,\u201d Int. Workshop on Microprocessor and SOC Test, Security and Verification (MTV) (2018) 12 (DOI: 10.1109\/MTV.2018.00012)."},{"key":"11","unstructured":"[11] E. Gur, <i>et al.<\/i>: \u201cFPGA implementation of 32-bit RISC-V processor with web-based assembler-disassembler,\u201d Int. Symp. on Fundamentals of Electrical Engi. (ISFEE) (2018) 1 (DOI: 10.1109\/ISFEE.2018.8742406)."},{"key":"12","unstructured":"[12] D.K. Dennis, <i>et al.<\/i>: \u201cSingle cycle RISC-V micro architecture processor and its FPGA prototype,\u201d Int. Symp. on Embedded Computing and System Design (ISED) (2017) 1 (DOI: 10.1109\/ISED.2017.8303926)."},{"key":"13","unstructured":"[13] K. Patsidis, <i>et al.<\/i>: \u201cA low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed instruction set extension,\u201d Microprocessors and Microsystems <b>61<\/b> (2018) 1 (DOI: 10.1016\/j.micpro.2018.05.007)."},{"key":"14","unstructured":"[14] K. Asanovi\u0107, <i>et al.<\/i>: The rocket chip generator, UCB\/EECS-2016-17, EECS Department, University of California, Berkeley (2016) http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html."},{"key":"15","unstructured":"[15] SiFive, Inc.: SiFive E31 manual, v19.08p0 (2019) https:\/\/sifive.cdn.prismic.io\/sifive%2Fc89f6e5a-cf9e-44c3-a3db-04420702dcc1_sifive+e31+manual+v19.08.pdf."},{"key":"16","unstructured":"[16] SiFive, Inc.: SiFive U54 manual, v19.08p2p0 (2019) https:\/\/sifive.cdn.prismic.io\/sifive\/86e05812-e9cd-4553-bfef-c7e715088055_sifive_coreip_U54MC_AXI4_rtl_v19_08p2p0_release_manual.pdf."},{"key":"17","unstructured":"[17] M. Gautschi, <i>et al.<\/i>: \u201cNear-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 2700 (DOI: 10.1109\/TVLSI.2017.2654506)."},{"key":"18","unstructured":"[18] F. Zaruba and L Benini: \u201cThe cost of application-class processing: energy and performance analysis of a Linux-ready 1.7-GHz 64-Bit RISC-V core in 22-nm FDSOI technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2629 (DOI: 10.1109\/TVLSI.2019.2926114)."},{"key":"19","unstructured":"[19] R. Holler, <i>et al.<\/i>: \u201cOpen-source RISC-V processor IP cores for FPGAs -- overview and evaluation,\u201d Mediterranean Conf. on Embedded Computing (MECO) (2019) 1 (DOI: 10.1109\/MECO.2019.8760205)."},{"key":"20","unstructured":"[20] F. Conti, <i>et al.<\/i>: \u201cPULP: a ultra-low power parallel accelerator for energy-efficient and flexible embedded vision,\u201d Journal of Signal Processing Systems <b>84<\/b> (2016) 339 (DOI: 10.1007\/s11265-015-1070-9)."},{"key":"21","unstructured":"[21] D. Rossi, <i>et al.<\/i>: \u201cEnergy-efficient near-threshold parallel computing: the PULPv2 cluster,\u201d IEEE Micro <b>37<\/b> (2017) 20 (DOI: 10.1109\/MM.2017.3711645)."},{"key":"22","unstructured":"[22] C. Duran, <i>et al.<\/i>: \u201cA 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC,\u201d IEEE Latin American Symp. on Circ. and Syst. (LASCAS) (2016) 315 (DOI: 10.1109\/LASCAS.2016.7451073)."},{"key":"23","unstructured":"[23] C. Duran, <i>et al.<\/i>: \u201cA system-on-chip platform for the internet of things featuring a 32-bit RISC-V based microcontroller,\u201d IEEE Latin American Symp. on Circ. and Syst. (LASCAS) (2017) 1 (DOI: 10.1109\/LASCAS.2017.8126878)."},{"key":"24","unstructured":"[24] SiFive, Inc.: SiFive FE310-G000 preliminary datasheet, v1p5 (2017) https:\/\/sifive.cdn.prismic.io\/sifive%2Ffeb6f967-ff96-418f-9af4-a7f3b7fd1dfc_fe310-g000-ds.pdf."},{"key":"25","unstructured":"[25] SiFive, Inc.: SiFive FE310-G002 preliminary datasheet, v1p0 (2019) https:\/\/sifive.cdn.prismic.io\/sifive%2F3d777659-a0dd-49ed-a011-5bebba17aecf_fe310-g002-ds.pdf."},{"key":"26","unstructured":"[26] SpinalHDL: A FPGA friendly 32-bit RISC-V CPU implementation (2020) https:\/\/github.com\/SpinalHDL\/VexRiscv."},{"key":"27","unstructured":"[27] H. Okuhara, <i>et al.<\/i>: \u201cPower optimization methodology for ultralow power microcontroller with silicon on thin BOX MOSFET,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1578 (DOI: 10.1109\/TVLSI.2016.2635675)."},{"key":"28","unstructured":"[28] T. Ishigaki, <i>et al.<\/i>: \u201cEffects of device structure and back biasing on HCI and NBTI in silicon-on-thin-BOX (SOTB) CMOSFET,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 1197 (DOI: 10.1109\/TED.2011.2107520)."},{"key":"29","unstructured":"[29] T.-T. Hoang: VexRiscv 32-bit MCU (2020) https:\/\/github.com\/thuchoang90\/VexRiscv."},{"key":"30","unstructured":"[30] A. Stillmaker and B. Baas: \u201cScaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm,\u201d Integration <b>58<\/b> (2017) 74 (DOI: 10.1016\/j.vlsi.2017.02.002)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/20\/17_17.20200282\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,31]],"date-time":"2020-10-31T03:35:29Z","timestamp":1604115329000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/20\/17_17.20200282\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,25]]},"references-count":30,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200282","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,25]]}}}