{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T15:47:49Z","timestamp":1656085669377},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,11,10]]},"DOI":"10.1587\/elex.17.20200287","type":"journal-article","created":{"date-parts":[[2020,9,15]],"date-time":"2020-09-15T22:05:01Z","timestamp":1600207501000},"page":"20200287-20200287","source":"Crossref","is-referenced-by-count":2,"title":["Design and verification for CDC synchronization based on TMR"],"prefix":"10.1587","volume":"17","author":[{"given":"Yuyang","family":"Fan","sequence":"first","affiliation":[{"name":"Civil Aviation University of China, Tianjin Key Laboratory for Civil Aircraft Airworthiness"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi","family":"Deng","sequence":"additional","affiliation":[{"name":"Civil Aviation University of China, Tianjin Key Laboratory for Civil Aircraft Airworthiness"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R. Jasinski: \u201cFault-tolerance techniques for SRAM-based FPGAs,\u201d Comput. J. <b>50<\/b> (2007) 248 (DOI: 10.1093\/comjnl\/bxl060)."},{"key":"2","unstructured":"[2] N. Gaspard, <i>et al.<\/i>: \u201cTechnology scaling comparison of flip-flop heavy-ion single-event upset cross sections,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4368 (DOI: 10.1109\/TNS.2013.2289745)."},{"key":"3","unstructured":"[3] D. Tang, <i>et al.<\/i>: \u201cSoft error reliability in advanced CMOS technologies-trends and challenges,\u201d Sci. China Technol. Sci. <b>57<\/b> (2014) 1846 (DOI: 10.1007\/s11431-014-5565-6)."},{"key":"4","unstructured":"[4] K.S. Morgan, <i>et al.<\/i>: \u201cA comparison of TMR with alternative fault-tolerant design techniques for FPGAs,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 2065 (DOI: 10.1109\/TNS.2007.910871)."},{"key":"5","unstructured":"[5] R. Yao, <i>et al.<\/i>: \u201cState synchronization technique based on present input and healthy state for repairable TMR systems,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20161000 (DOI: 10.1587\/elex.13.20161000)."},{"key":"6","unstructured":"[6] C. Ramamurthy, <i>et al.<\/i>: \u201cHigh performance low power pulse-clocked TMR circuits for soft-error hardness,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 3040 (DOI: 10.1109\/TNS.2015.2498919)."},{"key":"7","unstructured":"[7] Altera Co.: White Paper: understanding metastability in FPGAs (2009)."},{"key":"8","unstructured":"[8] D. Rennie, <i>et al.<\/i>: \u201cPerformance, metastability, and soft-error robustness trade-offs for flip-flops in 40 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 1626 (DOI: 10.1109\/TCSI.2012.2206505)."},{"key":"9","unstructured":"[9] Y. Feng, <i>et al.<\/i>: \u201cClock domain crossing fault model and coverage metric for validation of SoC design,\u201d 2007 Design, Automation &amp; Test in Europe Conference &amp; Exhibition(2007) 1385 (DOI: 10.1109\/date.2007.364491)."},{"key":"10","unstructured":"[10] C.E. Cummings: <i>Clock Domain Crossing Design &amp; Verification Techniques Using SystemVerilog<\/i> (Boston, 2008)."},{"key":"11","unstructured":"[11] J. Jason: \u201cFault-tolerant sequencer using FPGA-based logic designs for space applications,\u201d Ph.D. Dissertation, Naval Postgraduate School, Monterey (2013)."},{"key":"12","unstructured":"[12] L. Ciani and M. Catelani: \u201cA fault tolerant architecture to avoid the effects of single event upset (SEU) in avionics applications,\u201d Measurement <b>54<\/b> (2014) 256 (DOI: 10.1016\/j.measurement.2014.02.018)."},{"key":"13","unstructured":"[13] Z. Shen, <i>et al.<\/i>: \u201cStudy on FPGA SEU mitigation for the readout electronics of DAMPE BGO calorimeter in space,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1010 (DOI: 10.1109\/TNS.2015.2427293)."},{"key":"14","unstructured":"[14] F. Siegle, <i>et al.<\/i>: \u201cMitigation of radiation effects in SRAM-based FPGAs for space applications,\u201d ACM Computing Surveys <b>47<\/b> (2015) 1 (DOI: 10.1145\/2671181)."},{"key":"15","unstructured":"[15] Xilinx Co.: Triple module redundancy design techniques for virtex FPGAs (2006)."},{"key":"16","unstructured":"[16] W.G. Xiao and B.D. Yao: \u201cDesign of an anti-irradiation beam-steering unit based on ASIC circuit,\u201d The Journal of Engineering <b>2019<\/b> (2019) 5810 (DOI: 10.1049\/joe.2019.0047)."},{"key":"17","unstructured":"[17] R.Q. Song, <i>et al.<\/i>: \u201cMSIFF: A radiation-hardened flip-flop via interleaving master-slave stage layout topology,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20190708 (DOI: 10.1587\/elex.17.20190708)."},{"key":"18","unstructured":"[18] S. Li, <i>et al.<\/i>: \u201cStudy on the single-event upset sensitivity of 65-nm CMOS sequential logic circuit,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200102 (DOI: 10.1587\/elex.17.20200102)."},{"key":"19","unstructured":"[19] M.V. O\u2019Bryan, <i>et al.<\/i>: \u201cCompendium of recent single event effects for candidate spacecraft electronics for NASA,\u201d 2013 IEEE Radiation Effects Data Workshop (REDW) (2013) 1 (DOI: 10.1109\/REDW.2013.6658188)."},{"key":"20","unstructured":"[20] G. Borghello, <i>et al.<\/i>: \u201cDose-rate sensitivity of 65-nm MOSFETs exposed to ultrahigh doses,\u201d IEEE Trans. Nucl. Sci. <b>65<\/b> (2018) 1482 (DOI: 10.1109\/TNS.2018.2828142)."},{"key":"21","unstructured":"[21] W. Chen, <i>et al.<\/i>: \u201cSingle-event upsets in SRAMs with scaling technology nodes induced by terrestrial, nuclear reactor, and monoenergetic neutrons,\u201d IEEE Trans. Nucl. Sci. <b>66<\/b> (2019) 856 (DOI: 10.1109\/TNS.2019.2912021)."},{"key":"22","unstructured":"[22] Z. Mohseni, <i>et al.<\/i>: \u201cReliability characterization and activity analysis of lowRISC internal modules against single event upsets using fault injection and RTL simulation,\u201d Microprocess. Microsyst. <b>71<\/b> (2019) (DOI: 10.1016\/j.micpro.2019.102871)."},{"key":"23","unstructured":"[23] Q.C. Zhang: \u201cApplication of static formal method in CDC and reset verification,\u201d China Integrated Circuit <b>28<\/b> (2019)."},{"key":"24","unstructured":"[24] D. Konstantinou, <i>et al.<\/i>: \u201cThe mesochronous dual-clock FIFO buffer,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 302 (DOI: 10.1109\/TVLSI.2019.2946348)."},{"key":"25","unstructured":"[25] B.M. Rogina, <i>et al.<\/i>: \u201cMetastability testing at FPGA circuit design using propagation time characterization,\u201d 2010 East-West Design &amp; Test Symposium (EWDTS) (2010) 80 (DOI: 10.1109\/EWDTS.2010.5742050)."},{"key":"26","unstructured":"[26] Y. Tian, <i>et al.<\/i>: \u201cMetastable parameter measurement method based on FPGA,\u201d Microelectronics &amp; Computer <b>33<\/b> (2016) 46 (DOI: 10.19304\/j.cnki.issn1000-7180.2016.10.010)."},{"key":"27","unstructured":"[27] Y. Luo, <i>et al.<\/i>: \u201cImpact of total ionizing dose on low energy proton single event upsets in nanometer SRAM,\u201d IEEE Trans. Nucl. Sci. <b>66<\/b> (2019) 1848 (DOI: 10.1109\/TNS.2019.2922501)."},{"key":"28","unstructured":"[28] Y. Li, <i>et al.<\/i>: \u201cSynchronization techniques for crossing multiple clock domains in FPGA-based TMR circuits,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3506 (DOI: 10.1109\/TNS.2010.2086075)."},{"key":"29","unstructured":"[29] M. Berg: \u201cEmbedding asynchronous FIFO memory blocks in Xilinx Virtex series FPGAs targeted for critical space system applications,\u201d Military and Aerospace Programmable Logic Devices (MAPLD) Conference."},{"key":"30","unstructured":"[30] A. Kammoun, <i>et al.<\/i>: \u201cAn efficient and unified 2D-inverse integer cosine transform (IICT) FPGA-hardware implementation for HEVC standard,\u201d Analog Integr. Circuits Process. <b>101<\/b> (2019) 431 (DOI: 10.1007\/s10470-019-01469-z)."},{"key":"31","unstructured":"[31] A.K. Sutton, <i>et al.<\/i>: \u201cSEU error signature analysis of Gbit\/s SiGe logic circuits using a pulsed laser microprobe,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3277 (DOI: 10.1109\/TNS.2006.886232)."},{"key":"32","unstructured":"[32] N.V. Toan, <i>et al.<\/i>: \u201cMeasurements of metastability in MUTEX on an FPGA,\u201d IEICE Electron. Express <b>15<\/b>(2018) 20171165 (DOI: 10.1587\/elex.14.20171165)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/21\/17_17.20200287\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,14]],"date-time":"2020-11-14T03:30:11Z","timestamp":1605324611000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/21\/17_17.20200287\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,10]]},"references-count":32,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200287","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,10]]}}}