{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T08:29:42Z","timestamp":1683793782564},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,10,25]]},"DOI":"10.1587\/elex.17.20200308","type":"journal-article","created":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T22:05:49Z","timestamp":1602713149000},"page":"20200308-20200308","source":"Crossref","is-referenced-by-count":3,"title":["Bit-serial systolic accelerator design for convolution operations in convolutional neural networks"],"prefix":"10.1587","volume":"17","author":[{"given":"Lin","family":"Li","sequence":"first","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, UESTC"},{"name":"School of Physics and Electronic Information Engineering, Qinghai Normal University"}]},{"given":"Jianhao","family":"Hu","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, UESTC"}]},{"given":"Qiu","family":"Huang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, UESTC"}]},{"given":"Wanting","family":"Zhou","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, UESTC"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] M.L. Ginsberg, <i>Essentials of Artificial Intelligence<\/i> (Morgan Kaufmann Publishers, San Francisco, 1993) 1."},{"key":"2","unstructured":"[2] D. Acemoglu and P. Restrepo: \u201cArtificial intelligence, automation and work,\u201d National Bureau of Economic Research (2018) (DOI: 10.2139\/ssrn.3098384)."},{"key":"3","unstructured":"[3] I. Arel, <i>et al.<\/i>: \u201cResearch frontier: deep machine learning-a new frontier in artificial intelligence research,\u201d IEEE Comput. Intell. Mag. <b>5<\/b> (2010) 13 (DOI: 10.1109\/MCI.2010.938364)."},{"key":"4","unstructured":"[4] A. Voulodimos, <i>et al.<\/i>: \u201cDeep learning for computer vision: a brief review,\u201d Computational Intelligence and Neuroscience (2018) 2018 (DOI: 10.1155\/2018\/7068349)."},{"key":"5","unstructured":"[5] D. Wang and J. Chen: \u201cSupervised speech separation based on deep learning: an overview,\u201d IEEE\/ACM Trans. Audio, Speech, Language Process. <b>26<\/b> (2018) 1702 (DOI: 10.1109\/TASLP.2018.2842159)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Gu, <i>et al.<\/i>: \u201cRecent advances in convolutional neural networks,\u201d Pattern Recognition <b>77<\/b> (2018) 354 (DOI: 10.1016\/j.patcog.2017.10.013)","DOI":"10.1016\/j.patcog.2017.10.013"},{"key":"7","unstructured":"[7] Y.D. Kim, <i>et al.<\/i>: \u201cCompression of deep convolutional neural networks for fast and low power mobile applications,\u201d Computer Science <b>71<\/b> (2015) 576 (DOI: 10.1109\/ICCV.2015.73)."},{"key":"8","unstructured":"[8] B. Zhao, <i>et al.<\/i>: \u201cAn energy-efficient coarse grained spatial architecture for convolutional neural networks AlexNet,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170595 (DOI: 10.1587\/elex.14.20170595)."},{"key":"9","unstructured":"[9] M. Capra, <i>et al.<\/i>: \u201cAn updated survey of efficient hardware architectures for accelerating deep convolutional neural networks,\u201d Future Internet <b>12<\/b> (2020) 113 (DOI: 10.3390\/fi12070113)."},{"key":"10","unstructured":"[10] V. Sze, <i>et al.<\/i>: \u201cEfficient processing of deep neural networks: a tutorial and survey,\u201d Proc. IEEE <b>105<\/b> (2017) 2295 (DOI: 10.1109\/JPROC.2017.2761740)."},{"key":"11","unstructured":"[11] Y.-H. Chen, <i>et al.<\/i>: \u201cEyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks,\u201d ACM SIGARCH Computer Architecture News <b>44<\/b> (2016) 367 (DOI: 10.1145\/3007787.3001177)."},{"key":"12","unstructured":"[12] Y.-H. Chen, <i>et al.<\/i>: \u201cUsing dataflow to optimize energy efficiency of deep neural network accelerators,\u201d IEEE Micro <b>37<\/b> (2017) 12 (DOI: 10.1109\/MM.2017.54)."},{"key":"13","unstructured":"[13] C. Xin, <i>et al.<\/i>: \u201cCOSY: an energy-efficient hardware architecture for deep convolutional neural networks based on systolic array,\u201d IEEE 23rd ICPADS (2017) 180 (DOI: 10.1109\/ICPADS.2017.00034)."},{"key":"14","unstructured":"[14] H. Sharma, <i>et al.<\/i>: \u201cBit fusion: bit-level dynamically composable architecture for accelerating deep neural network,\u201d 2018 ACM\/IEEE 45th ISCA (2018) 764 (DOI: 10.1109\/ISCA.2018.00069)."},{"key":"15","unstructured":"[15] K. Fukushima: \u201cNeocognitron: a self-organizing neural network model for a mechanism of pattern recognition unaffected by shift in position,\u201d Biological Cybernetics <b>36<\/b> (1980) 193 (DOI: 10.1007\/BF00344251)."},{"key":"16","unstructured":"[16] Y. Lecun, <i>et al.<\/i>: \u201cGradient-based learning applied to document recognition,\u201d Proc. IEEE <b>86<\/b> (1998) 2278 (DOI: 10.1109\/5.726791)."},{"key":"17","unstructured":"[17] A. Krizhevsky, <i>et al.<\/i>: \u201cImageNet classification with deep convolutional neural networks,\u201d Advances in Neural Information Processing Systems <b>60<\/b> (2017) 84 (DOI: 10.1145\/3065386)."},{"key":"18","unstructured":"[18] K. Simonyan and A. Zisserman: \u201cVery deep convolutional networks for large-scale image recognition,\u201d Computer Science (2014)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] C. Szegedy, <i>et al.<\/i>: \u201cGoing deeper with convolutions,\u201d IEEE Conf. Comput. Vis. Pattern Recognit. (2015) (DOI: 0.1109\/CVPR.2015.7298594).","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"20","unstructured":"[20] K. He, <i>et al.<\/i>: \u201cDeep residual learning for image recognition,\u201d IEEE Conf. Comput. Vis. Pattern Recognit. (2016) 770 (DOI: 10.1109\/CVPR.2016.90)."},{"key":"21","unstructured":"[21] A. Karpathy, <i>et al.<\/i>: \u201cLarge-scale video classification with convolutional neural networks,\u201d IEEE Conf. Comput. Vis. Pattern Recognit. (2014) (DOI: 10.1109\/CVPR.2014.223)."},{"key":"22","unstructured":"[22] A. El-Sawy, <i>et al.<\/i>: \u201cCNN for handwritten arabic digits recognition based on LeNet-5,\u201d International Conference on Advanced Intelligent Systems and Informatics <b>533<\/b> (2016) 566 (DOI: https:\/\/doi.org\/10.1007\/978-3-319-48308-5_54<i><\/i>)."},{"key":"23","unstructured":"[23] H.T. Kung and C.E. Leiserson: \u201cSystolic arrays (for VLSI),\u201d Symposium on Sparse Matrix Computations (1979) 256."},{"key":"24","unstructured":"[24] H.T. Kung: \u201cWhy systolic architectures?,\u201d IEEE Comput. <b>15<\/b> (1982) 37 (DOI: 10.1109\/MC.1982.1653825)."},{"key":"25","unstructured":"[25] Y.-C. Chen, <i>et al.<\/i>: \u201cTwo-dimensional multiply-accumulator for classification of neural signals,\u201d IEEE Access <b>6<\/b> (2018) 19714 (DOI: 10.1109\/ACCESS.2018.2814625)."},{"key":"26","unstructured":"[26] J.Z. Shen, <i>et al.<\/i>: \u201cTowards a multi-array architecture for accelerating large-scale matrix multiplication on FPGAs,\u201d 2018 IEEE ISCAS (2018) (DOI: 10.1109\/ISCAS.2018.8351474)."},{"key":"27","unstructured":"[27] K.K. Parhi: <i>VLSI Digital Signal Processing Systems: Design and Implementation<\/i> (John Wiley &amp; Sons, New Jersey, 2007) 353."},{"key":"28","unstructured":"[28] L. Li, <i>et al.<\/i>: \u201cA novel signed bit-serial fixed-point accumulator with configurable overflow-protection precision,\u201d 2019 IEEE 13th ASICON (2019) (DOI: 10.1109\/ASICON47005.2019.8983432)."},{"key":"29","unstructured":"[29] R. Lyon: \u201cTwo\u2019s complement pipeline multipliers,\u201d IEEE Trans. Commun. <b>24<\/b> (1976) 418 (DOI: 10.1109\/TCOM.1976.1093315)."},{"key":"30","unstructured":"[30] Y.-H. Chen, <i>et al.<\/i>: \u201cEyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>9<\/b> (2019) 292 (DOI: 10.1109\/JETCAS.2019.2910232)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/20\/17_17.20200308\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,31]],"date-time":"2020-10-31T03:35:36Z","timestamp":1604115336000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/20\/17_17.20200308\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,25]]},"references-count":30,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200308","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,25]]}}}