{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T23:11:49Z","timestamp":1783465909908,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,12,10]]},"DOI":"10.1587\/elex.17.20200335","type":"journal-article","created":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T22:07:11Z","timestamp":1604614031000},"page":"20200335-20200335","source":"Crossref","is-referenced-by-count":1,"title":["Transient program operation model considering distribution of electrons in 3D NAND flash memories"],"prefix":"10.1587","volume":"17","author":[{"given":"Dong Chan","family":"Lee","sequence":"first","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyungcheol","family":"Shin","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] H. Tanaka, <i>et al.<\/i>: \u201cBit cost scalable technology with punch and plug process for ultra high density flash memory,\u201d 2007 IEEE Symposium on VLSI Technology (2007) 14 (DOI: 10.1109\/VLSIT.2007.4339708)."},{"key":"2","unstructured":"[2] R. Katsumata, <i>et al.<\/i>: \u201cPipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices,\u201d 2009 IEEE Symposium on VLSI Technology (2009)."},{"key":"3","unstructured":"[3] J. Jang, <i>et al.<\/i>: \u201cVertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory,\u201d 2009 IEEE Symposium on VLSI Technology (2009)."},{"key":"4","unstructured":"[4] K.-D. Suh, <i>et al.<\/i>: \u201cA 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 1149 (DOI: 10.1109\/4.475701)."},{"key":"5","unstructured":"[5] T.-H. Hsu, <i>et al.<\/i>: \u201cA high-speed BE-SONOS NAND flash utilizing the field-enhancement effect of FinFET,\u201d 2007 IEEE International Electron Devices Meeting (2007) 913 (DOI: 10.1109\/IEDM.2007.4419100)."},{"key":"6","unstructured":"[6] T.-H. Hsu, <i>et al.<\/i>: \u201cPhysical model of field enhancement and edge effects of FinFET charge-trapping NAND flash devices,\u201d IEEE Trans. Electron Devices <b>56<\/b> (2009) 1235 (DOI: 10.1109\/TED.2009.2018713)."},{"key":"7","unstructured":"[7] Y. Cai, <i>et al.<\/i>: \u201cThreshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling,\u201d 2013 IEEE Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) 1285 (DOI: 10.7873\/DATE.2013.266)."},{"key":"8","unstructured":"[8] S.M. Amoroso, <i>et al.<\/i>: \u201cSemi-analytical model for the transient operation of gate-all-around charge-trap memories,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 3116 (DOI: 10.1109\/TED.2011.2159010)."},{"key":"9","unstructured":"[9] D.-H. Kim, <i>et al.<\/i>: \u201cProgram\/erase model of nitride-based NAND-type charge trap flash memories,\u201d Japanese Journal of Applied Physics <b>49<\/b> (2010) 084301 (DOI: 10.1143\/jjap.49.084301)."},{"key":"10","unstructured":"[10] M. Kim, <i>et al.<\/i>: \u201cA compact model for ISPP of 3-D charge-trap NAND flash memories,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 3095 (DOI: 10.1109\/TED.2020.3000448)."},{"key":"11","unstructured":"[11] G.M. Paolucci, <i>et al.<\/i>: \u201cA semi-analytical model for macaroni MOSFETs with application to vertical flash memories,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 1871 (DOI: 10.1109\/TED.2016.2543605)."},{"key":"12","unstructured":"[12] C.M. Compagnoni, <i>et al.<\/i>: \u201cAnalytical model for the electron-injection statistics during programming of nanoscale NAND flash memories,\u201d IEEE Trans. Electron Devices <b>55<\/b> (2008) 3192 (DOI: 10.1109\/TED.2008.2003332)."},{"key":"13","unstructured":"[13] W.-C. Chen, <i>et al.<\/i>: \u201cA physics-based quasi-2D model to understand the wordline (WL) interference effects of junction-free structure of 3D NAND and experimental study in a 3D NAND flash test chip,\u201d 2017 IEEE International Electron Devices Meeting (IEDM) (2017) 4.6.1 (DOI: 10.1109\/IEDM.2017.8268328)."},{"key":"14","unstructured":"[14] H.-J. Kang, <i>et al.<\/i>: \u201cSpace program scheme for 3-D NAND flash memory specialized for the TLC design,\u201d 2018 IEEE Symposium on VLSI Technology (2018) 201 (DOI: 10.1109\/VLSIT.2018.8510660)."},{"key":"15","unstructured":"[15] D. Oh, <i>et al.<\/i>: \u201cTCAD simulation of data retention characteristics of charge trap device for 3-D NAND flash memory,\u201d 2015 IEEE International Memory Workshop (IMW) (2015) 1 (DOI: 10.1109\/IMW.2015.7150306)."},{"key":"16","unstructured":"[16] J. Park, <i>et al.<\/i>: \u201cMachine learning method to predict threshold voltage distribution by read disturbance in 3D NAND flash memories,\u201d Japanese Journal of Applied Physics <b>59<\/b> (2020) 081003 (DOI: 10.35848\/1347-4065\/aba5e0)."},{"key":"17","unstructured":"[17] M. Kang and Y. Kim: \u201cNatural local self-boosting effect in 3D NAND flash memory,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 1236 (DOI: 10.1109\/LED.2017.2736541)."},{"key":"18","unstructured":"[18] A. Bazigos, <i>et al.<\/i>: \u201cAn adjusted constant-current method to determine saturated and linear mode threshold voltage of MOSFETs,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 3751 (DOI: 10.1109\/TED.2011.2164080)."},{"key":"19","unstructured":"[19] A. Ortiz-Conde, <i>et al.<\/i>: \u201cA review of recent MOSFET threshold voltage extraction methods,\u201d Microelectronics Reliability <b>42<\/b> (2002) 583 (DOI: 10.1016\/S0026-2714(02)00027-6)."},{"key":"20","unstructured":"[20] J. He, <i>et al.<\/i>: \u201cAnalytic channel potential solution to the undoped surrounding-gate MOSFETs,\u201d Solid-State Electronics <b>51<\/b> (2007) 802 (DOI: 10.1016\/j.sse.2007.02.035)."},{"key":"21","unstructured":"[21] D. Jim\u00e9nez, <i>et al.<\/i>: \u201cContinuous analytic IV model for surrounding-gate MOSFETs,\u201d IEEE Electron Device Lett. <b>25<\/b> (2004) 571 (DOI: 10.1109\/LED.2004.831902)."},{"key":"22","unstructured":"[22] M. Kang, <i>et al.<\/i>: \u201cThe compact modeling of channel potential in sub-30-nm NAND flash cell string,\u201d IEEE Electron Device Lett. <b>33<\/b> (2012) 321 (DOI: 10.1109\/LED.2011.2179283)."},{"key":"23","unstructured":"[23] Y. Kim and M. Kang: \u201cPredictive modeling of channel potential in 3-D NAND flash memory,\u201d IEEE Trans. Electron Devices <b>61<\/b> (2014) 3901 (DOI: 10.1109\/TED.2014.2355918)."},{"key":"24","unstructured":"[24] M. Lenzlinger and E.H. Snow: \u201cFowler-Nordheim tunneling into thermally grown SiO2,\u201d Journal of Applied Physics <b>40<\/b> (1969) 278 (DOI: 10.1063\/1.1657043)."},{"key":"25","unstructured":"[25] Y.L. Chiou, <i>et al.<\/i>: \u201cDetermination of the Fowler-Nordheim tunneling parameters from the Fowler-Nordheim plot,\u201d Solid-State Electronics <b>45<\/b> (2001) 1787 (DOI: 10.1016\/S0038-1101(01)00190-3)."},{"key":"26","unstructured":"[26] J. Maserjian and N. Zamani: \u201cBehavior of the Si\/SiO2 interface observed by Fowler-Nordheim tunneling,\u201d Journal of Applied Physics <b>53<\/b> (1982) 559 (DOI: 10.1063\/1.329919)."},{"key":"27","unstructured":"[27] N.M. Ravindra and J. Zhao: \u201cFowler-Nordheim tunneling in thin SiO2 films,\u201d Smart Materials and Structures <b>1<\/b> (1992) 197 (DOI: 10.1088\/0964-1726\/1\/3\/002)."},{"key":"28","unstructured":"[28] J. Maserjian and N. Zamani: \u201cObservation of positively charged state generation near the Si\/SiO2 interface during Fowler-Nordheim tunneling,\u201d Journal of Vacuum Science and Technology <b>20<\/b> (1982) 743 (DOI: 10.1116\/1.571448)."},{"key":"29","unstructured":"[29] R.G. Forbes: \u201cPhysics of generalized Fowler-Nordheim-type equations,\u201d J. Vacuum Sci. Technol. B <b>26<\/b> (2008) 788 (DOI: 10.1116\/1.2827505)."},{"key":"30","unstructured":"[30] C.M. Compagnoni, <i>et al.<\/i>: \u201cPhysical modeling for programming of TANOS memories in the Fowler-Nordheim regime,\u201d IEEE Trans. Electron Devices <b>56<\/b> (2009) 2008 (DOI: 10.1109\/TED.2009.2026315)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/23\/17_17.20200335\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,12]],"date-time":"2020-12-12T03:38:18Z","timestamp":1607744298000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/23\/17_17.20200335\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,10]]},"references-count":30,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200335","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,10]]}}}