{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T14:28:27Z","timestamp":1777040907885,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,11,25]]},"DOI":"10.1587\/elex.17.20200345","type":"journal-article","created":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T22:07:15Z","timestamp":1604614035000},"page":"20200345-20200345","source":"Crossref","is-referenced-by-count":6,"title":["Machine learning model for predicting threshold voltage by taper angle variation and word line position in 3D NAND flash memory"],"prefix":"10.1587","volume":"17","author":[{"given":"Dong Chan","family":"Lee","sequence":"first","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jang Kyu","family":"Lee","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungcheol","family":"Shin","sequence":"additional","affiliation":[{"name":"Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] H. Tanaka, <i>et al.<\/i>: \u201cBit cost scalable technology with punch and plug process for ultra high density flash memory,\u201d 2007 IEEE Symposium on VLSI Technology (2007) (DOI: 10.1109\/VLSIT.2007.4339708)."},{"key":"2","unstructured":"[2] R. Micheloni, <i>et al.<\/i>: \u201cArray architectures for 3-D NAND flash memories,\u201d Proc. IEEE <b>105<\/b> (2017) 1634 (DOI: 10.1109\/JPROC.2017.2697000)."},{"key":"3","unstructured":"[3] K. Parat and A. Goda: \u201cScaling trends in NAND flash,\u201d 2018 IEEE International Electron Devices Meeting (IEDM) (2018) (DOI: 10.1109\/IEDM.2018.8614694)."},{"key":"4","unstructured":"[4] A. Goda: \u201c3-D NAND technology achievements and future scaling perspectives,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 1373 (DOI: 10.1109\/TED.2020.2968079)."},{"key":"5","unstructured":"[5] D. Kang, <i>et al.<\/i>: \u201c256 Gb 3 b\/cell V-NAND flash memory with 48 stacked WL layers,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2016) 210 (DOI: 10.1109\/JSSC.2016.2604297)."},{"key":"6","unstructured":"[6] J. Kim, <i>et al.<\/i>: \u201cNovel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive),\u201d 2009 IEEE Symposium on VLSI Technology (2009)."},{"key":"7","unstructured":"[7] Z. Yang, <i>et al.<\/i>: \u201cInvestigation of shape etching on multi-layer SiO 2\/poly-Si for 3D NAND architecture,\u201d ASMC 2013 SEMI Advanced Semiconductor Manufacturing Conference (2013) (DOI: 10.1109\/ASMC.2013.6552747)."},{"key":"8","unstructured":"[8] M.-H. Oh, <i>et al.<\/i>: \u201cA new device characteristic model generation by machine learning,\u201d 2019 IEEE Electron Devices Technology and Manufacturing Conference (EDTM) (2019) (DOI: 10.1109\/EDTM.2019.8731336)."},{"key":"9","unstructured":"[9] M. Fang, <i>et al.<\/i>: \u201cModeling nanoscale MOSFETs by a neural network approach,\u201d 2008 IEEE International Conference on Electron Devices and Solid-State Circuits (2008) (DOI: 10.1109\/EDSSC.2008.4760660)."},{"key":"10","unstructured":"[10] J. Viraraghavan, <i>et al.<\/i>: \u201cStatistical compact model extraction: a neural network approach,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>31<\/b> (2012) 1920 (DOI: 10.1109\/TCAD.2012.2207955)."},{"key":"11","unstructured":"[11] H.-M. Adorf and M.D. Johnston: \u201cA discrete stochastic neural network algorithm for constraint satisfaction problems,\u201d 1990 IJCNN International Joint Conference on Neural Networks (1990) (DOI: 10.1109\/IJCNN.1990.137951)."},{"key":"12","unstructured":"[12] N. Jin and D. Liu: \u201cWavelet basis function neural networks for sequential learning,\u201d IEEE Trans. Neural Netw. <b>19<\/b> (2008) 523 (DOI: 10.1109\/TNN.2007.911749)."},{"key":"13","unstructured":"[13] S. Ding, <i>et al.<\/i>: \u201cAn optimizing BP neural network algorithm based on genetic algorithm,\u201d Artif. Intell. Rev. <b>36<\/b> (2011) 153 (DOI: 10.1007\/s10462-011-9208-z)."},{"key":"14","unstructured":"[14] J. Park, <i>et al.<\/i>: \u201cMachine learning method to predict threshold voltage distribution by read disturbance in 3D NAND flash memories,\u201d Japanese Journal of Applied Physics <b>59<\/b> (2020) 081003 (DOI: 10.35848\/1347-4065\/aba5e0)."},{"key":"15","unstructured":"[15] H. Schwander, <i>et al.<\/i>: \u201cSpectral radiative-transfer modeling with minimized computation time by use of a neural-network technique,\u201d Applied Optics <b>40<\/b> (2001) 331 (DOI: 10.1364\/AO.40.000331)."},{"key":"16","unstructured":"[16] M.K.M. Ali and F. Kamoun: \u201cNeural networks for shortest path computation and routing in computer networks,\u201d IEEE Trans. Neural Netw. <b>4<\/b> (1993) 941 (DOI: 10.1109\/72.286889)."},{"key":"17","unstructured":"[17] K. Ko, <i>et al.<\/i>: \u201cVariability-aware machine learning strategy for 3-D NAND flash memories,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 1575 (DOI: 10.1109\/TED.2020.2971784)."},{"key":"18","unstructured":"[18] A. Bazigos, <i>et al.<\/i>: \u201cAn adjusted constant-current method to determine saturated and linear mode threshold voltage of MOSFETs,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 3751 (DOI: 10.1109\/TED.2011.2164080)."},{"key":"19","unstructured":"[19] K.T. Kim, <i>et al.<\/i>: \u201cThe effects of taper-angle on the electrical characteristics of vertical NAND flash memories,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 1375 (DOI: 10.1109\/LED.2017.2747631)."},{"key":"20","unstructured":"[20] Y.-H. Hsiao, <i>et al.<\/i>: \u201cA critical examination of 3D stackable NAND flash memory architectures by simulation study of the scaling capability,\u201d 2010 IEEE International Memory Workshop (2010) (DOI: 10.1109\/IMW.2010.5488390)."},{"key":"21","unstructured":"[21] H. Abd El Hamid, <i>et al.<\/i>: \u201cAnalytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs,\u201d IEEE Trans. Electron Devices <b>54<\/b> (2007) 572 (DOI: 10.1109\/TED.2006.890595)."},{"key":"22","unstructured":"[22] K. Miyaji, <i>et al.<\/i>: \u201cControl gate length, spacing, channel hole diameter, and stacked layer number design for bit-cost scalable-type three-dimensional stackable NAND flash memory,\u201d Japanese Journal of Applied Physics <b>53<\/b> (2014) 024201 (DOI: 10.7567\/JJAP.53.024201)."},{"key":"23","unstructured":"[23] J. Schmidt-Hieber: \u201cNonparametric regression using deep neural networks with ReLU activation function,\u201d Annals of Statistics <b>48<\/b> (2020) 1875 (DOI: 10.1214\/19-AOS1875)."},{"key":"24","unstructured":"[24] B. Hanin: \u201cUniversal function approximation by deep neural nets with bounded width and relu activations,\u201d Mathematics <b>7<\/b> (2019) 992 (DOI: 10.3390\/math7100992)."},{"key":"25","unstructured":"[25] C. Zhang and P.C. Woodland: \u201cDNN speaker adaptation using parameterised sigmoid and ReLU hidden activation functions,\u201d 2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) (2016) (DOI: 10.1109\/ICASSP.2016.7472689)."},{"key":"26","unstructured":"[26] S.N. Endah, <i>et al.<\/i>: \u201cBeyond back-propagation learning for diabetic detection: convergence comparison of gradient descent, momentum and adaptive learning rate,\u201d 2017 IEEE 1st International Conference on Informatics and Computational Sciences (ICICoS) (2017) (DOI: 10.1109\/ICICOS.2017.8276360)."},{"key":"27","unstructured":"[27] V. Janakiraman, <i>et al.<\/i>: \u201cVoltage and temperature aware statistical leakage analysis framework using artificial neural networks,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>29<\/b> (2010) 1056 (DOI: 10.1109\/TCAD.2010.2049059)."},{"key":"28","unstructured":"[28] K. Wang, <i>et al.<\/i>: \u201cThe method of predicting retention threshold voltage distribution for NAND flash memory based on back-propagation neural network,\u201d 2019 IEEE 11th International Memory Workshop (IMW) (2019) (DOI: 10.1109\/IMW.2019.8739277)."},{"key":"29","unstructured":"[29] S. Sahay, <i>et al.<\/i>: \u201cHardware security primitive exploiting intrinsic variability in analog behavior of 3-D NAND flash memory array,\u201d IEEE Trans. Electron Devices <b>66<\/b> (2019) 2158 (DOI: 10.1109\/TED.2019.2903786)."},{"key":"30","unstructured":"[30] V. Subramanian: <i>Deep Learning with Pytorch<\/i> (Packt, New York, 2019) 1st ed."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/22\/17_17.20200345\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,28]],"date-time":"2020-11-28T03:31:06Z","timestamp":1606534266000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/22\/17_17.20200345\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,25]]},"references-count":30,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200345","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,25]]}}}