{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T16:53:31Z","timestamp":1648659211803},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,12,25]]},"DOI":"10.1587\/elex.17.20200359","type":"journal-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T22:05:51Z","timestamp":1606341951000},"page":"20200359-20200359","source":"Crossref","is-referenced-by-count":1,"title":["TLC STT-MRAM aware LLC for multicore processor"],"prefix":"10.1587","volume":"17","author":[{"given":"Taejin","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electronics and Electrical Engineering, Dankook University"}]},{"given":"Jae Young","family":"Hur","sequence":"additional","affiliation":[{"name":"Faculty of Engineering, Vietnamese-German University"}]},{"given":"Wooyoung","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Engineering, Dankook University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y. Kwon and M. Rhu: \u201cA Disaggregated memory system for deep learning,\u201d IEEE Micro <b>39<\/b> (2019) 82 (DOI: 10.1109\/MM.2019.2929165)."},{"key":"2","unstructured":"[2] D. Chatzopoulos, <i>et al.<\/i>: \u201cMobile augmented reality survey: from where we are to where we go,\u201d IEEE Access <b>5<\/b> (2017) 6917 (DOI: 10.1109\/ACCESS.2017.2698164)."},{"key":"3","unstructured":"[3] G. Pastuszak and A. Abramowski: \u201cAlgorithm and architecture design of the H.265\/HEVC intra encoder,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>26<\/b> (2016) 210 (DOI: 10.1109\/TCSVT.2015.2428571)."},{"key":"4","unstructured":"[4] W. Jang: \u201cScreen orientation aware DRAM architecture for mobile video and graphic applications,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>28<\/b> (2018) 3527 (DOI: 10.1109\/TCSVT.2017.2715062)."},{"key":"5","unstructured":"[5] B.M. Rogers, <i>et al.<\/i>: \u201cScaling the bandwidth wall: challenges in and avenues for CMP scaling,\u201d ACM SIGARCH Computer Architecture News <b>37<\/b> (2009) 371 (DOI: 10.1145\/1555815.1555801)."},{"key":"6","unstructured":"[6] ITRS: \u201cInternational technology roadmap for semiconductors,\u201d http:\/\/www.itrs2.net."},{"key":"7","unstructured":"[7] M. Wuttig and N. Yamada: \u201cPhase-change materials for rewriteable data storage,\u201d Nature Materials <b>6<\/b> (2007) 824 (DOI: 10.1038\/nmat2009)."},{"key":"8","unstructured":"[8] W. Jang: \u201cEnhancing lifetime of phase-change memory for video processor,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170402 (DOI: 10.1587\/elex.14.20170402)."},{"key":"9","unstructured":"[9] H. Akinaga and H. Shima: \u201cResistive random access memory (ReRAM) based on metal oxides,\u201d Proc. IEEE <b>98<\/b> (2010) 2237 (DOI: 10.1109\/JPROC.2010.2070830)."},{"key":"10","unstructured":"[10] H.-S.P. Wong, <i>et al.<\/i>: \u201cMetal-oxide rram,\u201d Proc. IEEE <b>100<\/b> (2012) 1951 (DOI: 10.1109\/JPROC.2012.2190369)."},{"key":"11","unstructured":"[11] C. Chappert, <i>et al.<\/i>: \u201cThe emergence of spin electronics in data storage,\u201d Nature Materials <b>6<\/b> (2007) 813 (DOI: 10.1038\/nmat2024)."},{"key":"12","unstructured":"[12] W. Jang: \u201cMLC STT-MRAM aware memory subsystem for smart image applications,\u201d IEEE Trans. Multimedia <b>22<\/b> (2020) 717 (DOI: 10.1109\/TMM.2019.2930342)."},{"key":"13","unstructured":"[13] M.-T. Chang, <i>et al.<\/i>: \u201cTechnology comparison for large last-level caches (L3Cs): low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM,\u201d IEEE International Symposium on High Performance Computer Architecture (HPCA) (2013) 143 (DOI: 10.1109\/HPCA.2013.6522314)."},{"key":"14","unstructured":"[14] Y. Xu, <i>et al.<\/i>: \u201cWrite-efficient STT\/SOT hybrid triple-level cell for high-density MRAM,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 1460 (DOI: 10.1109\/TED.2019.2963421)."},{"key":"15","unstructured":"[15] S. Swami and K. Mohanram: \u201cE3R: energy efficient error recovery for multi\/triple-level cell non-volatile memories,\u201d International Conference on VLSI Design and International Conference on Embedded Systems (VLSID) (2016) 373 (DOI: 10.1109\/VLSID.2016.33)."},{"key":"16","unstructured":"[16] A. Alsuwaiyan and K. Mohanram: \u201cAn offline frequent value encoding for energy-efficient MLC\/TLC non-volatile memories,\u201d Proceedings of the 26th edition on Great Lakes Symposium on VLSI (2016) 403 (DOI: 10.1145\/2902961.2902979)."},{"key":"17","unstructured":"[17] T. Ishigaki, <i>et al.<\/i>: \u201cA multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions,\u201d Symposium on VLSI Technology (2010) 47 (DOI: 10.1109\/VLSIT.2010.5556126)."},{"key":"18","unstructured":"[18] Y. Chen, <i>et al.<\/i>: \u201cProcessor caches built using multi-level spin-transfer torque RAM cells,\u201d IEEE\/ACM International Symposium on Low Power Electronics and Design (2011) 73 (DOI: 10.1109\/ISLPED.2011.5993610)."},{"key":"19","unstructured":"[19] L. Jiang, <i>et al.<\/i>: \u201cConstructing large and fast multi-level cell STT-MRAM based cache for embedded processors,\u201d ACM\/IEEE Design Automation Conference (2012) 907 (DOI: 10.1145\/2228360.2228521)."},{"key":"20","unstructured":"[20] P. Chi, <i>et al.<\/i>: \u201cBuilding energy-efficient multi-level cell STT-MRAM based cache through dynamic data-resistance encoding,\u201d International Symposium on Quality Electronic Design (2014) 639 (DOI: 10.1109\/ISQED.2014.6783387)."},{"key":"21","unstructured":"[21] J. Wang, <i>et al.<\/i>: \u201cOptimizing MLC-based STT-RAM caches by dynamic block size reconfiguration,\u201d IEEE International Conference on Computer Design (ICCD) (2014) 133 (DOI: 10.1109\/ICCD.2014.6974672)."},{"key":"22","unstructured":"[22] S. Hong, <i>et al.<\/i>: \u201cTernary cache: three-valued MLC STT-RAM caches,\u201d IEEE International Conference on Computer Design (2014) 83 (DOI: 10.1109\/ICCD.2014.6974666)."},{"key":"23","unstructured":"[23] Z. Li, <i>et al.<\/i>: \u201cA new self-reference sensing scheme for TLC MRAM,\u201d IEEE International Symposium on Circuits and Systems (2015) 593 (DOI: 10.1109\/ISCAS.2015.7168703)."},{"key":"24","unstructured":"[24] H. Luo, <i>et al.<\/i>: \u201cTwo-step state transition minimization for lifetime and performance improvement on MLC STT-RAM,\u201d ACM\/IEEE Design Automation Conference (DAC) (2016) 1 (DOI: 10.1145\/2897937.2898106)."},{"key":"25","unstructured":"[25] W. Jang: \u201cMulti-level cell STT-RAM controller for multimedia applications,\u201d IET Electronics Letters <b>53<\/b> (2017) 12 (DOI: 10.1049\/el.2016.2435)."},{"key":"26","unstructured":"[26] X. Chen, <i>et al.<\/i>: \u201cEnergy-aware adaptive restore schemes for MLC STT-RAM cache,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 786 (DOI: 10.1109\/TC.2016.2625245)."},{"key":"27","unstructured":"[27] M.A. Qureshi, <i>et al.<\/i>: \u201cA restore-free mode for MLC STT-RAM caches,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1465 (DOI: 10.1109\/TVLSI.2019.2899894)."},{"key":"28","unstructured":"[28] A. Patel, <i>et al.<\/i>: \u201cMARSS: a full system simulator for multicore x86 CPUs,\u201d ACM\/IEEE Design Automation Conference (2011) 1050 (DOI: 10.1145\/2024724.2024954)."},{"key":"29","unstructured":"[29] P. Rosenfeld, <i>et al.<\/i>: \u201cDRAMSim2: a cycle accurate memory system simulator,\u201d IEEE Comput. Archit. Lett. <b>10<\/b> (2011) 16 (DOI: 10.1109\/L-CA.2011.4)."},{"key":"30","unstructured":"[30] X. Dong, <i>et al.<\/i>: \u201cNVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>31<\/b> (2012) 994 (DOI: 10.1109\/TCAD.2012.2185930)."},{"key":"31","unstructured":"[31] C. Bienia, <i>et al.<\/i>: \u201cThe PARSEC benchmark suite: characterization and architectural implications,\u201d IEEE International Conference on Parallel Architectures and Compilation Techniques (2008) 72 (DOI: 10.1145\/1454115.1454128)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/24\/17_17.20200359\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,26]],"date-time":"2020-12-26T03:25:34Z","timestamp":1608953134000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/24\/17_17.20200359\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,25]]},"references-count":31,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200359","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,25]]}}}