{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T02:45:10Z","timestamp":1648953910939},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2020,12,25]]},"DOI":"10.1587\/elex.17.20200360","type":"journal-article","created":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T22:08:02Z","timestamp":1606860482000},"page":"20200360-20200360","source":"Crossref","is-referenced-by-count":0,"title":["A new reading mode based on balanced pre-charging and group decoding"],"prefix":"10.1587","volume":"17","author":[{"given":"Wenjuan","family":"Lu","sequence":"first","affiliation":[{"name":"Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoying","family":"Qin","sequence":"additional","affiliation":[{"name":"Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. von Neuman: <i>The Computer and the Brain<\/i> (Yale University Press, New Haven, 2003) 2nd ed. 327."},{"key":"2","unstructured":"[2] J.W. Backus: \u201cCan programming be liberated from the von Neumann style?: a functional style and its algebra of programs,\u201d Communications of the ACM <b>21<\/b> (1978) 613 (DOI: 10.1145\/359576.359579)."},{"key":"3","unstructured":"[3] D.G. Elliott, <i>et al.<\/i>: \u201cComputational RAM: implementing processors in memory,\u201d IEEE Des. Test Comput. <b>16<\/b> (1999) 32 (DOI: 10.1109\/54.748803)."},{"key":"4","unstructured":"[4] D.A. Patterson, <i>et al.<\/i>: \u201cIntelligent RAM (IRAM): chips that remember and compute,\u201d ISSCC (1997) 224 (DOI: 10.1109\/ISSCC.1997.585348)."},{"key":"5","unstructured":"[5] Y. Chen, <i>et al.<\/i>: \u201cAn efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190396 (DOI: 10.1587\/elex.16.20190396)."},{"key":"6","unstructured":"[6] J. Zhang, <i>et al.<\/i>: \u201cIn-memory computation of a machine-learning classifier in a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 915 (DOI: 10.1109\/JSSC.2016.2642198)."},{"key":"7","unstructured":"[7] M. Kang and N.R. Shanbhag: \u201cIn-memory computing architectures for sparse distributed memory,\u201d IEEE Trans. Biomed. Circuits Syst. <b>10<\/b> (2016) 855 (DOI: 10.1109\/TBCAS.2016.2545402)."},{"key":"8","unstructured":"[8] A. Agrawal, <i>et al.<\/i>: \u201cX-SRAM: enabling in-memory boolean computations in CMOS static random access memories,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 4219 (DOI: 10.1109\/TCSI.2018.2848999)."},{"key":"9","unstructured":"[9] S. Jeloka, <i>et al.<\/i>: \u201cA 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1009 (DOI: 10.1109\/JSSC.2016.2515510)."},{"key":"10","unstructured":"[10] J. Zeng, <i>et al.<\/i>: \u201cDM-IMCA: a dual-mode in-memory computing architecture for general purpose processing,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200005 (DOI: 10.1587\/elex.17.20200005)."},{"key":"11","unstructured":"[11] M. Kang, <i>et al.<\/i>: \u201cA multi-functional in-memory inference processor using a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 642 (DOI: 10.1109\/JSSC.2017.2782087)."},{"key":"12","unstructured":"[12] M. Kang, <i>et al.<\/i>: \u201cAn in-memory VLSI architecture for convolutional neural networks,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>8<\/b> (2018) 494 (DOI: 10.1109\/JETCAS.2018.2829522)."},{"key":"13","unstructured":"[13] J. Zhang, <i>et al.<\/i>: \u201cIn-memory computation of a machine-learning classifier in a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 915 (DOI: 10.1109\/JSSC.2016.2642198)."},{"key":"14","unstructured":"[14] A. Jaiswal, <i>et al.<\/i>: \u201c8T SRAM cell as a multibit dot-product engine for beyond von Neumann computing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2556 (DOI: 10.1109\/TVLSI.2019.2929245)."},{"key":"15","unstructured":"[15] N. Jao, <i>et al.<\/i>: \u201cHarnessing emerging technology for compute-in-memory support,\u201d ISVLSI (2018) 447 (DOI: 10.1109\/isvlsi.2018.00087)."},{"key":"16","unstructured":"[16] F. Hsueh, <i>et al.<\/i>: \u201cTSV-free FinFET-based monolithic 3D<sup>+<\/sup>-IC with computing-in-memory SRAM cell for intelligent 10T devices,\u201d IEDM (2017) 1 (DOI: 10.1109\/iedm.2017.8268380)."},{"key":"17","unstructured":"[17] B. Yang, <i>et al.<\/i>: \u201cA low-power SRAM using bit-line charge-recycling for read and write operations,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2173 (DOI: 10.1109\/JSSC.2010.2063950)."},{"key":"18","unstructured":"[18] B. Yang, <i>et al.<\/i>: \u201cA low power charge-recycling ROM architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>11<\/b> (2013) 590 (DOI: 10.1109\/TVLSI.2003.816138)."},{"key":"19","unstructured":"[19] K. Kim, <i>et al.<\/i>: \u201cA low-power SRAM using bit-line charge-recycling,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 446 (DOI: 10.1109\/JSSC.2007.914294)."},{"key":"20","unstructured":"[20] B.N. Bagamma, <i>et al.<\/i>: \u201cImplementation of 5-32 address decoders for SRAM memory in 180nm technology,\u201d ICEECCOT (2017) 110 (DOI: 10.1109\/ICEECCOT.2017.8284649)."},{"key":"21","unstructured":"[21] D. Balobas, <i>et al.<\/i>: \u201cDesign of low power, high performance 2-4 and 4-16 mixed-logic line decoders,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 176 (DOI: 10.1109\/TCSII.2016.2555020)."},{"key":"22","unstructured":"[22] M.A. Turi, <i>et al.<\/i>: \u201cHigh-performance low-power selective precharge schemes for address decoders,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>55<\/b> (2008) 917 (DOI: 10.1109\/TCSII.2008.923435)."},{"key":"23","unstructured":"[23] E. Seevinck: \u201cStatic-noise margin analysis of MOS SRAM cells,\u201d IEEE J. Solid-State Circuits <b>22<\/b> (1987) 748 (DOI: 10.1109\/JSSC.1987.1052809)."},{"key":"24","unstructured":"[24] K. Takeda, <i>et al.<\/i>: \u201cA read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 113 (DOI: 10.1109\/JSSC.2005.859030)."},{"key":"25","unstructured":"[25] R. Saeidi, <i>et al.<\/i>: \u201cStatistical analysis of read static noise margin for near\/sub-threshold SRAM cell,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 3386 (DOI: 10.1109\/TCSI.2014.2327334)."},{"key":"26","unstructured":"[26] M. Wieckowski, <i>et al.<\/i>: \u201cA black box method for stability analysis of arbitrary SRAM cell structures,\u201d IEEE DATE 2010 (2010) 795 (DOI: 10.1109\/DATE.2010.5456943)."},{"key":"27","unstructured":"[27] R. Giterman and A. Fish: \u201cTowards a black-box methodology for SRAM stability analysis,\u201d IEEE EEEI (2014) (DOI: 10.1109\/EEEI.2014.7005777)."},{"key":"28","unstructured":"[28] Y.-C. Lai and S.-Y. Huang: \u201cA resilient and power-efficient automatic-power-down sense amplifier for SRAM design,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>55<\/b> (2008) 1031 (DOI: 10.1109\/TCSII.2008.926797)."},{"key":"29","unstructured":"[29] V.P.-H. Hu: \u201cReliability-tolerant design for ultra-thin-body GeOI 6T SRAM cell and sense amplifier,\u201d IEEE J. Electron Devices Soc. <b>5<\/b> (2017) 107 (DOI: 10.1109\/JEDS.2016.2644724)."},{"key":"30","unstructured":"[30] B. Liu, <i>et al.<\/i>: \u201cA low-voltage SRAM sense amplifier with offset cancelling using digitized multiple body biasing,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 442 (DOI: 10.1109\/TCSII.2016.2563660)."},{"key":"31","unstructured":"[31] S.B. Lokesh, <i>et al.<\/i>: \u201cDesign of read and write operations for 6T SRAM cell,\u201d IOSR Journal of VLSI and Signal Processing <b>8<\/b> (2018) 43 (DOI: 10.9790\/4200-0801014346)."},{"key":"32","unstructured":"[32] A. Azizi-Mazreah, et al.: \u201cDelay and energy consumption analysis of conventional SRAM,\u201d International Journal of Electrical and Computer Engineering <b>2<\/b> (2008) 74 (DOI: 10.5281\/zenodo.1070845)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/24\/17_17.20200360\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,26]],"date-time":"2020-12-26T03:25:37Z","timestamp":1608953137000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/17\/24\/17_17.20200360\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,25]]},"references-count":32,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.17.20200360","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,25]]}}}