{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T11:05:18Z","timestamp":1753182318374},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,2,25]]},"DOI":"10.1587\/elex.18.20210012","type":"journal-article","created":{"date-parts":[[2021,2,2]],"date-time":"2021-02-02T22:06:57Z","timestamp":1612303617000},"page":"20210012-20210012","source":"Crossref","is-referenced-by-count":12,"title":["An FPGA-based accelerator for deep neural network with novel reconfigurable architecture"],"prefix":"10.1587","volume":"18","author":[{"given":"Han","family":"Jia","sequence":"first","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daming","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuecheng","family":"Zou","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] X. Jiang, <i>et al.<\/i>: \u201cAttention scaling for crowd counting,\u201d CVPR (2020) 4705 (DOI: 10.1109\/CVPR42600.2020.00476)."},{"key":"2","unstructured":"[2] X. Jiang, <i>et al.<\/i>: \u201cCrowd counting and density estimation by Trellis encoder-decoder networks,\u201d CVPR (2019) 6126 (DOI: 10.1109\/CVPR.2019.00629)."},{"key":"3","unstructured":"[3] K. He, <i>et al.<\/i>: \u201cMask R-CNN,\u201d IEEE Trans. Pattern Anal. Mach. Intell. <b>42<\/b> (2020) 386 (DOI: 10.1109\/TPAMI.2018.2844175)."},{"key":"4","unstructured":"[4] O. Russakovsky, <i>et al.<\/i>: \u201cImageNet large scale visual recognition challenge,\u201d Int. J. Comput. Vis. <b>115<\/b> (2015) 211 (DOI: 10.1007\/s11263-015-0816-y)."},{"key":"5","unstructured":"[5] Y. Zhang, <i>et al.<\/i>: \u201cSingle-image crowd counting via multi-column convolutional neural network,\u201d CVPR (2019) 589 (DOI: 10.1109\/CVPR.2016.70)."},{"key":"6","unstructured":"[6] C.D. G\u00fcrkaynak and N. Arica: \u201cA case study on transfer learning in convolutional neural networks,\u201d 26th Signal Processing and Communications Applications Conference (SIU) (2018) 1 (DOI: 10.1109\/SIU.2018.8404642)."},{"key":"7","unstructured":"[7] T. Chen, <i>et al.<\/i>: \u201cDianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning,\u201d ASPLOS (2014) 269 (DOI: 10.1145\/2541940.2541967)."},{"key":"8","unstructured":"[8] Y.-H. Chen, <i>et al.<\/i>: \u201cEyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>9<\/b> (2019) 292 (DOI: 10.1109\/JETCAS.2019.2910232)."},{"key":"9","unstructured":"[9] N.P. Jouppi, <i>et al.<\/i>: \u201cIn-datacenter performance analysis of a tensor processing unit,\u201d ISCA (2017) 1 (DOI: 10.1145\/3079856.3080246)."},{"key":"10","unstructured":"[10] F. Tu, <i>et al.<\/i>: \u201cDeep convolutional neural network architecture with reconfigurable computation patterns,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 2220 (DOI: 10.1109\/TVLSI.2017.2688340)."},{"key":"11","unstructured":"[11] L. Du, <i>et al.<\/i>: \u201cA reconfigurable streaming deep convolutional neural network accelerator for Internet of Things,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 198 (DOI: 10.1109\/TCSI.2017.2735490)."},{"key":"12","unstructured":"[12] D. Shin, <i>et al.<\/i>: \u201cDNPU: an energy-efficient deep-learning processor with heterogeneous multi-core architecture,\u201d IEEE Micro <b>38<\/b> (2018) 85 (DOI: 10.1109\/MM.2018.053631145)."},{"key":"13","unstructured":"[13] W. Choi, <i>et al.<\/i>: \u201cLow cost convolutional neural network accelerator based on bi-directional filtering and bit-width reduction,\u201d IEEE Access <b>6<\/b> (2018) 14734 (DOI: 10.1109\/ACCESS.2018.2816019)."},{"key":"14","unstructured":"[14] J. Lee, <i>et al.<\/i>: \u201cSRNPU: an energy-efficient CNN-based super-resolution processor with tile-based selective super-resolution in mobile devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>10<\/b> (2020) 320 (DOI: 10.1109\/JETCAS.2020.3014454)."},{"key":"15","unstructured":"[15] B. Zhang, <i>et al.<\/i>: \u201cA real-time and hardware-efficient processor for skeleton-based action recognition with lightweight convolutional neural network,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 2052 (DOI: 10.1109\/TCSII.2019.2899829)."},{"key":"16","unstructured":"[16] C. Zhang, <i>et al.<\/i>: \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d FPGA (2015) 161 (DOI: 10.1145\/2684746.2689060)."},{"key":"17","unstructured":"[17] J. Qiu, <i>et al.<\/i>: \u201cGoing deeper with embedded FPGA platform for convolutional neural network,\u201d FPGA (2016) 26 (DOI: 10.1145\/2847263.2847265)."},{"key":"18","unstructured":"[18] P. Meloni, <i>et al.<\/i>: \u201cNEURA ghe: exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on Zynq SoCs,\u201d ACM Trans. Reconfigurable Technol. Syst. <b>11<\/b> (2018) 24 (DOI: 10.1145\/3284357)."},{"key":"19","unstructured":"[19] Y. Ma, <i>et al.<\/i>: \u201cAn automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks,\u201d FPL (2017) 1 (DOI: 10.23919\/FPL.2017.8056824)."},{"key":"20","unstructured":"[20] S.I. Venieris and C.-S. Bouganis: \u201cfpgaConvNet: mapping regular and irregular convolutional neural networks on FPGAs,\u201d IEEE Trans. Neural Netw. Learn. Syst. <b>30<\/b> (2019) 326 (DOI: 10.1109\/TNNLS.2018.2844093)."},{"key":"21","unstructured":"[21] X. Qu, <i>et al.<\/i>: \u201cA grain-adaptive computing structure for FPGA CNN acceleration,\u201d ASICON (2019) 1 (DOI: 10.1109\/ASICON47005.2019.8983480)."},{"key":"22","unstructured":"[22] C. Shu, <i>et al.<\/i>: \u201cHigh energy efficiency FPGA-based accelerator for convolutional neural networks using weight combination,\u201d ICSIP (2019) 578 (DOI: 10.1109\/SIPROCESS.2019.8868502)."},{"key":"23","unstructured":"[23] M. Cho and Y. Kim: \u201cImplementation of data-optimized FPGA-based accelerator for convolutional neural network,\u201d ICEIC (2020) 1 (DOI: 10.1109\/ICEIC49074.2020.9050993)."},{"key":"24","unstructured":"[24] Y. Yu, <i>et al.<\/i>: \u201cUni-OPU: an FPGA-based uniform accelerator for convolutional and transposed convolutional networks,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1545 (DOI: 10.1109\/TVLSI.2020.2995741)."},{"key":"25","unstructured":"[25] X. Zhang, <i>et al.<\/i>: \u201cShuffleNet: an extremely efficient convolutional neural network for mobile devices,\u201d CVPR (2018) 6848 (DOI: 10.1109\/CVPR.2018.00716)."},{"key":"26","unstructured":"[26] J. Hu, <i>et al.<\/i>: \u201cSqueeze-and-excitation networks,\u201d CVPR (2018) 7132 (DOI: 10.1109\/CVPR.2018.00745)."},{"key":"27","unstructured":"[27] A. Kortylewski, <i>et al.<\/i>: \u201cCompositional convolutional neural networks: a deep architecture with innate robustness to partial occlusion,\u201d CVPR (2020) 8937 (DOI: 10.1109\/CVPR42600.2020.00896)."},{"key":"28","unstructured":"[28] J.J. Zhao and K. Cho: \u201cRetrieval-augmented convolutional neural networks against adversarial examples,\u201d CVPR (2019) 11555 (DOI: 10.1109\/CVPR.2019.01183)."},{"key":"29","unstructured":"[29] M. Mundt, <i>et al.<\/i>: \u201cMeta-learning convolutional neural architectures for multi-target concrete defect classification with the concrete defect bridge image dataset,\u201d CVPR (2019) 11188 (DOI: 10.1109\/CVPR.2019.01145)."},{"key":"30","unstructured":"[30] J. Kossaifi, <i>et al.<\/i>: \u201cT-Net: parametrizing fully convolutional nets with a single high-order tensor,\u201d CVPR (2019) 7814 (DOI: 10.1109\/CVPR.2019.00801)."},{"key":"31","unstructured":"[31] A.G. Howard, <i>et al.<\/i>: \u201cMobileNets: efficient convolutional neural networks for mobile vision applications,\u201d arXiv preprint (2017) arXiv:1704.04861."},{"key":"32","unstructured":"[32] K. He, <i>et al.<\/i>: \u201cDeep residual learning for image recognition,\u201d CVPR (2016) 770 (DOI: 10.1109\/CVPR.2016.90)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/4\/18_18.20210012\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,27]],"date-time":"2021-02-27T03:36:31Z","timestamp":1614396991000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/4\/18_18.20210012\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,25]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210012","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,25]]}}}