{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T22:48:00Z","timestamp":1752360480581},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,4,25]]},"DOI":"10.1587\/elex.18.20210092","type":"journal-article","created":{"date-parts":[[2021,3,30]],"date-time":"2021-03-30T22:09:43Z","timestamp":1617142183000},"page":"20210092-20210092","source":"Crossref","is-referenced-by-count":5,"title":["Memory test and repair technique for SoC based devices"],"prefix":"10.1587","volume":"18","author":[{"given":"Mohammed Altaf","family":"Ahmed","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, College of Computer Engineering and Sciences, Prince Sattam bin Abdulaziz University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abubaker E.M.","family":"Eljialy","sequence":"additional","affiliation":[{"name":"Department of Information System, College of Computer Engineering and Sciences, Prince Sattam bin Abdulaziz University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sultan","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Department of Computer Science, College of Computer Engineering and Sciences, Prince Sattam bin Abdulaziz University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Bosio, <i>et al.<\/i>: <i>Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nano Scaled Technologies<\/i> (Springer, 2010) 1 (DOI: 10.1007\/978-1-4419-0938-1)."},{"key":"2","unstructured":"[2] A. Bosio, <i>et al.<\/i>: <i>Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies<\/i> (Springer-Verlag US, 2009) (DOI: 10.1007\/978-1-4419-0938-1)."},{"key":"3","unstructured":"[3] D.-M. Chang, <i>et al.<\/i>: \u201cA built-in redundancy-analysis scheme for random access memories with two-level redundancy,\u201d J. Electron. Test <b>24<\/b> (2008) 181 (DOI: 10.1007\/s10836-007-5032-4)."},{"key":"4","unstructured":"[4] M.A. Ahmed, <i>et al.<\/i>: \u201cFPGA based high speed memory BIST controller for embedded applications,\u201d IJST <b>8<\/b> (2015) 1 (DOI: 10.17485\/ijst\/2015\/v8i33\/76080)."},{"key":"5","unstructured":"[5] O. Hasan, <i>et al.<\/i>: \u201cFormal probabilistic analysis of stuck-at fault in reconfigurable memory array,\u201d 7th Int. Conf. IFM (2009) 277 (DOI: 10.1007\/978-3-642-00255-7_19)."},{"key":"6","unstructured":"[6] M.A. Ahmed, <i>et al.<\/i>: \u201cEmbedded memory test strategies and repair,\u201d Int. J. Engg. (IJE) Trans. C: Aspects <b>30<\/b> (2017) 839 (DOI: 10.5829\/ije.2017.30.06c.03)."},{"key":"7","unstructured":"[7] X. Peng, <i>et al.<\/i>: \u201cOptimizing weight mapping and data flow for convolutional neural networks on processing-in-mem architectures.\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 1333 (DOI: 10.1109\/tcsi.2019.2958568)."},{"key":"8","unstructured":"[8] B. Chong and S. Zhang: \u201cAlgorithm-based fault tolerance for discrete wavelet transform implemented on GPUs,\u201d J. Sys. Arch. <b>108<\/b> (2020) 101823 (DOI: 10.1016\/j.sysarc.2020.101823)."},{"key":"9","unstructured":"[9] Y. Wang, <i>et al.<\/i>: \u201cThe improvement of march C+ algorithm for embedded memory test,\u201d NCCET 2015: Computer Engineering and Technology (2016) 31 (DOI: 10.1007\/978-3-662-49283-3_4)."},{"key":"10","unstructured":"[10] J. Kim, <i>et al.<\/i>: \u201cHardware-efficient built-in redundancy analysis for memory with various spares,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 844 (DOI: 10.1109\/tvlsi.2016.2606499)."},{"key":"11","unstructured":"[11] I. Mrozek and V. Yarmolik: \u201cPseudo-exhaustive random access memory testing based on march tests with random background variation,\u201d 2018 IEEE EWDTS (2018) (DOI: 10.1109\/ewdts.2018.8524824)."},{"key":"12","unstructured":"[12] M.A. Ahmed and A.M. Abuagoub: \u201cMBIST controller based on March-ee algorithm,\u201d Journal of Circuits, Systems and Computers (2020) (DOI: 10.1142\/S0218126621501607)."},{"key":"13","unstructured":"[13] M. Koyanagi: \u201cRecent progress in 3D integration technology,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20152001 (DOI: 10.1587\/elex.12.20152001)."},{"key":"14","unstructured":"[14] E. Buslowska and V.Yarmolik: \u201cMulti-run march tests for pattern sensitive faults in RAM,\u201d 2018 IEEE EWDTS (2018). (DOI: 10.1109\/ewdts.2018.8524643)."},{"key":"15","unstructured":"[15] P.K. Veenstra: <i>Random Access Memory Testing: Theory and Practice, The Gains of Fault Modelling<\/i> (Trefw.: elektronische schakelingen, Nov-2020)."},{"key":"16","unstructured":"[16] J.-F. Li, <i>et al.<\/i>: \u201cDiagnostic data compression techniques for embedded memories with built-in-self-test,\u201d J. Electron. Test. Theory Appl. <b>18<\/b> (2002) 515 (DOI: 10.1023\/A: 1016557927479)."},{"key":"17","unstructured":"[17] C.-W. Wang, <i>et al.<\/i>: \u201cFault pattern oriented defect diagnosis for memories,\u201d Proc. ITC (2003) 29 (DOI: 10.1109\/TEST.2003.1270822)."},{"key":"18","unstructured":"[18] L.-T. Wang, <i>et al.<\/i>: in <i>VLSI Test Principles and Architectures<\/i>, ed. L.-T. Wang, <i>et al.<\/i> (Elsevier, 2006) 37 (DOI: 10.1016\/B978-012370597-6\/50006-8)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L.-T. Wang, <i>et al.<\/i>: <i>VLSI Test Principles and Architectures: Design for Testability<\/i> (Elsevier, 2006) (DOI: \/10.1016\/b978-0-12-370597-6.x5000-8).","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"20","unstructured":"[20] C.-W. Wang, <i>et al.<\/i>: \u201cA built-in self-test and self-diagnosis scheme for hetero SRAM clusters,\u201d Proc. 10th ATS (2001) 103 (DOI: 10.1109\/ATS.2001.990267)."},{"key":"21","unstructured":"[21] G.P. Acharya and M.A. Rani: \u201cSurvey of test strategies for system-on chip and it\u2019s embedded memories,\u201d 2013 IEEE Recent Advances in Intelligent Computational Systems (RAICS) (2013) (DOI: 10.1109\/raics.2013.6745473)."},{"key":"22","unstructured":"[22] S. Hamdioui, <i>et al.<\/i>: \u201cA new test paradigm for semiconductor memories in the nano-era,\u201d Proc. Asian Test Symposium (2011) 347 (DOI: 10.1109\/ats.2011.87)."},{"key":"23","unstructured":"[23] N. Li, <i>et al.<\/i>: \u201cLogic BIST: state-of-the-art and open problems,\u201d (2015) arXiv: 1503.04628v1 [cs.AR]."},{"key":"24","unstructured":"[24] K. Cho, <i>et al.<\/i>: \u201cA survey of repair analysis algorithms for memories,\u201d ACM Computing Surveys <b>49<\/b> (2016) 47 (DOI: 10.1145\/2971481)."},{"key":"25","unstructured":"[25] K. Cho, <i>et al.<\/i>: \u201cAn efficient built-in self-repair scheme for area reduction,\u201d ISOCC (2017) (DOI: 10.1109\/isocc.2017.8368791)."},{"key":"26","unstructured":"[26] K. Jamal, <i>et al.<\/i>: \u201cTest pattern generation using thermometer code counter in TPC technique for BIST implementation,\u201d Microprocess. Microsyst. <b>71<\/b> (2019) 102890 (DOI: 10.1016\/j.micpro.2019.102890)."},{"key":"27","unstructured":"[27] T. Kawagoe, <i>et al.<\/i>: \u201cA built-in self-repair analyzer (CRESTA) for embedded DRAMs,\u201d Proc. of the Int. Test Conference (2000) 567 (DOI: 10.1109\/TEST.2000.894250)."},{"key":"28","unstructured":"[28] C.-L. Su, <i>et al.<\/i>: \u201cA built-in self-diagnosis and repair design with fail pattern identification for memories,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 2184 (DOI: 10.1109\/TVLSI.2010.2073489)."},{"key":"29","unstructured":"[29] K.H. Choi, <i>et al.<\/i>: \u201cA decoupled bit shifting technique using data encoding\/decoding for DRAM redundancy repair,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170385 (DOI: 10.1587\/elex.14.20170385)."},{"key":"30","unstructured":"[30] M.I. Masnita, <i>et al.<\/i>: \u201cMarch-based SRAM diagnostic algorithm for distinguishing stuck-at and transition faults,\u201d IEICE Electron. Express <b>6<\/b> (2009) 1091 (DOI: 10.1587\/elex.6.1091)."},{"key":"31","unstructured":"[31] K. Gopalan and S. Pothiraj: \u201cA saboteur and mutant based built-in self-test and counting threshold-based built-in self repairing mechanism for memories,\u201d Journal of Ambient Intelligence and Humanized Computing (2020) (DOI: 10.1007\/s12652-020-02284-5)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/8\/18_18.20210092\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T03:12:35Z","timestamp":1619838755000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/8\/18_18.20210092\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,25]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210092","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,25]]}}}