{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T18:00:53Z","timestamp":1768586453143,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,5,25]]},"DOI":"10.1587\/elex.18.20210098","type":"journal-article","created":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T22:11:30Z","timestamp":1618870290000},"page":"20210098-20210098","source":"Crossref","is-referenced-by-count":5,"title":["Real-time detection of hardware trojan attacks on General-Purpose Registers in a RISC-V processor"],"prefix":"10.1587","volume":"18","author":[{"given":"ShiWei","family":"Yuan","sequence":"first","affiliation":[{"name":"Research Institute of Electronic Science and Technology, University of Electronic Science and Technology"}]},{"given":"Lei","family":"Li","sequence":"additional","affiliation":[{"name":"Research Institute of Electronic Science and Technology, University of Electronic Science and Technology"}]},{"given":"Ji","family":"Yang","sequence":"additional","affiliation":[{"name":"Unit 78102 of the Chinese People\u2019s Liberation Army"}]},{"given":"Yuanhang","family":"He","sequence":"additional","affiliation":[{"name":"Science and Technology on Communication Security Laboratory, Institute of Southwest Communication"}]},{"given":"WanTing","family":"Zhou","sequence":"additional","affiliation":[{"name":"Research Institute of Electronic Science and Technology, University of Electronic Science and Technology"}]},{"given":"Jin","family":"Li","sequence":"additional","affiliation":[{"name":"Research Institute of Electronic Science and Technology, University of Electronic Science and Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N.G. Tsoutsos, <i>et al.<\/i>: \u201cFabrication attacks: zero-overhead malicious modifications enabling modern microprocessor privilege escalation,\u201d IEEE T EMERG TOP COM <b>2<\/b> (2014) 81 (DOI: 10.1109\/TETC.2013.2287186).","DOI":"10.1109\/TETC.2013.2287186"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Jin, <i>et al.<\/i>: \u201cExposing vulnerabilities of untrusted computing platforms,\u201d ICCD Papers (2012) 131 (DOI: 10.1109\/ICCD.2012.6378629).","DOI":"10.1109\/ICCD.2012.6378629"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. Karri, <i>et al.<\/i>: \u201cTrustworthy hardware: identifying and classifying hardware Trojans,\u201d Computer <b>43<\/b> (2010) 39 (DOI: 10.1109\/MC.2010.299).","DOI":"10.1109\/MC.2010.299"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] L. Duflot: \u201cCPU bugs, CPU backdoors and consequences on security,\u201d J. Comput. Virol. <b>5<\/b> (2009) 91 (DOI: 10.1007\/s11416-008-0109-x).","DOI":"10.1007\/s11416-008-0109-x"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Zhou, <i>et al.<\/i>: \u201cHardware-based on-line intrusion detection via system call routine fingerprinting,\u201d DATE Papers (2017) 1546 (DOI: 10.23919\/DATE.2017.7927236).","DOI":"10.23919\/DATE.2017.7927236"},{"key":"6","unstructured":"[6] J. Sutherland, <i>et al.<\/i>: \u201cCPU covert channel accessible from JavaScript,\u201d CyberForensics (2014)."},{"key":"7","unstructured":"[7] C. Domas: \u201cHardware Backdoors in x 86 CPUs,\u201d (2018)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P. Kocher, <i>et al.<\/i>: \u201cSpectre attacks: exploiting speculative execution,\u201d SP Papers (2019) 1 (DOI: 10.1109\/SP.2019.00002).","DOI":"10.1109\/SP.2019.00002"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Liu, <i>et al.<\/i>: \u201cJintide\u00ae: a hardware security enhanced server CPU with Xeon\u00ae cores under runtime surveillance by an in-package dynamically reconfigurable processor,\u201d HCS Papers (2019) 1 (DOI: 10.1109\/HOTCHIPS.2019.8875682).","DOI":"10.1109\/HOTCHIPS.2019.8875682"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C. Bolchini, <i>et al.<\/i>: \u201cHATE: a HArdware Trojan Emulation environment for microprocessor-based systems,\u201d IOLTS Papers (2019) 109 (DOI: 10.1109\/IOLTS.2019.8854414).","DOI":"10.1109\/IOLTS.2019.8854414"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Hoque, <i>et al.<\/i>: \u201cHardware Trojan attacks in embedded memory,\u201d VTS Papers (2018) 1 (DOI: 10.1109\/VTS.2018.8368630).","DOI":"10.1109\/VTS.2018.8368630"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X. Wang, <i>et al.<\/i>: \u201cSoftware exploitable hardware Trojans in embedded processor,\u201d DFT Papers (2012) 55 (DOI: 10.1109\/DFT.2012.6378199).","DOI":"10.1109\/DFT.2012.6378199"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B.K. Natarajan and V. Senniappan: \u201cLogic obfuscation technique using configurable gate diffusion input for improved hardware security,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180802 (DOI: 10.1587\/elex.15.20180802).","DOI":"10.1587\/elex.15.20180802"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Tehranipoor and C. Wang: <i>Introduction to Hardware Security and Trust<\/i> (Springer-Verlag, New York, 2012) 231 (DOI: 10.1007\/978-1-4419-8080-9).","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"15","unstructured":"[15] R. Wojtczuk, <i>et al.<\/i>: \u201cAttacking SMM memory via Intel CPU cache poisoning,\u201d Invisible Things Lab Papers (2009) 16."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M. Schwarz, <i>et al.<\/i>: \u201cMalware guard extension: using SGX to conceal cache attacks,\u201d DIMVA <b>10327<\/b> (2017) 3 (DOI: 10.1007\/978-3-319-60876-1_1).","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] E.D. Mulder, <i>et al.<\/i>: \u201cINVITED: protecting RISC-V against side-channel attacks,\u201d DAC Papers (2019) 1 (DOI: 10.1145\/3316781.3323485).","DOI":"10.1145\/3316781.3323485"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Yang, <i>et al.<\/i>: \u201cA2: analog malicious hardware,\u201d SP Papers (2016) 18 (DOI: 10.1109\/SP.2016.10).","DOI":"10.1109\/SP.2016.10"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P. Okane, <i>et al.<\/i>: \u201cMalware detection: program run length against detection rate,\u201d IET Softw. <b>8<\/b> (2014) 42 (DOI: 10.1049\/iet-sen.2013.0020).","DOI":"10.1049\/iet-sen.2013.0020"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Meng, <i>et al.<\/i>: \u201cBuilt-in security computer: deploying security-first architecture using active security processor,\u201d IEEE Trans. Comput. <b>69<\/b> (2020) 1571 (DOI: 10.1109\/TC.2020.3011748).","DOI":"10.1109\/TC.2020.3011748"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P. O\u2019Kane, <i>et al.<\/i>: \u201cSVM training phase reduction using dataset feature filtering for malware detection,\u201d IEEE Trans. Inf. Forensics Security <b>8<\/b> (2013) 500 (DOI: 10.1109\/TIFS.2013.2242890).","DOI":"10.1109\/TIFS.2013.2242890"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M. Ozsoy, <i>et al.<\/i>: \u201cHardware-based malware detection using low-level architectural features,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 3332 (DOI: 10.1109\/TC.2016.2540634).","DOI":"10.1109\/TC.2016.2540634"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] F. Li, <i>et al.<\/i>: \u201cA deep malware detection method based on general-purpose register features,\u201d ICCS <b>11538<\/b> (2019) 221 (DOI: 10.1007\/978-3-030-22744-9_17).","DOI":"10.1007\/978-3-030-22744-9_17"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Ding, <i>et al.<\/i>: \u201cControl flow-based opcode behavior analysis for Malware detection,\u201d Computers &amp; Security <b>44<\/b> (2014) 65 (DOI: 10.1016\/j.cose.2014.04.003).","DOI":"10.1016\/j.cose.2014.04.003"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] L. Chen, <i>et al.<\/i>: \u201cHeNet: a deep learning approach on Intel\u00ae processor trace for effective exploit detection,\u201d SPW Papers (2018) 109 (DOI: 10.1109\/SPW.2018.00025).","DOI":"10.1109\/SPW.2018.00025"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Marcelli, <i>et al.<\/i>: \u201cOn the mitigation of hardware Trojan attacks in embedded processors by exploiting a hardware-based obfuscator,\u201d IVSW Papers (2018) 31 (DOI: 10.1109\/IVSW.2018.8494850).","DOI":"10.1109\/IVSW.2018.8494850"},{"key":"27","unstructured":"[27] L. Li, <i>et al.<\/i>: China Patent 202110162587.6 (2021)."},{"key":"28","unstructured":"[28] https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-161.pdf (2017)"},{"key":"29","unstructured":"[29] https:\/\/pulp-platform.org\/docs\/pulpino_datasheet.pdf"},{"key":"30","unstructured":"[30] PULpino Project: https:\/\/github.com\/pulp-platform\/pulpino"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/10\/18_18.20210098\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T06:14:35Z","timestamp":1623219275000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/10\/18_18.20210098\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210098","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,25]]}}}