{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,30]],"date-time":"2024-04-30T05:58:16Z","timestamp":1714456696413},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,4,25]]},"DOI":"10.1587\/elex.18.20210103","type":"journal-article","created":{"date-parts":[[2021,3,30]],"date-time":"2021-03-30T22:11:03Z","timestamp":1617142263000},"page":"20210103-20210103","source":"Crossref","is-referenced-by-count":2,"title":["Error source and latency-aware read performance optimization scheme for aged SSDs"],"prefix":"10.1587","volume":"18","author":[{"given":"Shiqiang","family":"Nie","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuda","family":"Zheng","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguo","family":"Wu","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Technology, Xi\u2019an Jiaotong University, Xi\u2019an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Micheloni: <i>3D Flash Memories<\/i> (Springer Netherlands, 2016).","DOI":"10.1007\/978-94-017-7512-0"},{"key":"2","unstructured":"[2] H. Maejima, <i>et al.<\/i>: \u201cA 512Gb 3b\/cell 3D flash memory on a 96-word-line-layer technology,\u201d Dig. Tech. Papers IEEE Int. Solid State Circuits Conf. (2018) 336 (DOI: 10.1109\/ISSCC.2018.8310321)."},{"key":"3","unstructured":"[3] W. Liu, <i>et al.<\/i>: \u201cCharacterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash,\u201d Proc. of DATE (2019) 312 (DOI: 10.23919\/DATE.2019.8714941)."},{"key":"4","unstructured":"[4] Y. Takai, <i>et al.<\/i>: \u201cAnalysis on heterogeneous SSD configuration with quadruple-level cell (QLC) NAND flash memory,\u201d IEEE Int. Mem. Workshop (2019) 4 (DOI: 10.1109\/IMW.2019.8739689)."},{"key":"5","unstructured":"[5] K. Zhao, <i>et al.<\/i>: \u201cLDPC-in-SSD: making advanced error correction codes work effectively in solid state drives,\u201d Proc. FAST: USENIX Conf. File Storage Technol. (2013)."},{"key":"6","unstructured":"[6] T. Tokutomi, <i>et al.<\/i>: \u201cAdvanced error prediction LDPC for high-speed reliable TLC nand-based SSDs,\u201d IEEE Int. Mem. Workshop (2014) 1 (DOI: 10.1109\/IMW.2014.6849375)."},{"key":"7","unstructured":"[7] J. Cui, <i>et al.<\/i>: \u201cDLV: exploiting device level latency variations for performance improvement on flash memory storage systems,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2017) 1546 (DOI: 10.1109\/TCAD.2017.2766156)."},{"key":"8","unstructured":"[8] Y. Du, <i>et al.<\/i>: \u201cLaLDPC: Latency-aware LDPC for read performance improvement of solid state drives,\u201d IEEE Symp. Mass Storage Syst. Technol. (2017) 1"},{"key":"9","unstructured":"[9] Y. Shim, <i>et al.<\/i> : \u201cExploiting process similarity of 3D flash memory for high performance SSDs,\u201d Proc. Annu. Int. Symp. Microarchitecture MICRO (2019) 211 (DOI: 10.1145\/3352460.3358311)."},{"key":"10","unstructured":"[10] R. Micheloni: <i>Inside Solid State Drives (SSDs)<\/i>, ed. A. Marelli and K. Eshghi (Springer Netherlands, Berlin, 2010)."},{"key":"11","unstructured":"[11] G. Dong, <i>et al.<\/i>: \u201cOn the use of soft-decision error-correction codes in NAND flash memory,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 429 (DOI: 10.1109\/TCSI.2010.2071990)."},{"key":"12","unstructured":"[12] Y. Cai, <i>et al.<\/i>: \u201cError patterns in MLC NAND flash memory: measurement, characterization, and analysis,\u201d Proc. of DATE (2012) 521 (DOI: 10.1109\/DATE.2012.6176524)."},{"key":"13","unstructured":"[13] Y. Cai, <i>et al.<\/i>: \u201cThreshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling,\u201d Proc. of DATE (2013) 1285 (DOI: 10.7873\/DATE.2013.266)."},{"key":"14","unstructured":"[14] Y. Cai, <i>et al.<\/i>: \u201cExperimental characterization, optimization, and recovery of data retention errors in MLC NAND flash memory,\u201d arXiv preprint (2018) arXiv: 1805.02819."},{"key":"15","unstructured":"[15] F. Wu, <i>et al.<\/i>: \u201cCharacterizing 3D charge trap NAND flash: observations, analyses and applications,\u201d Proc. IEEE Int. Conf. Comput. Des. (2018) 381 (DOI: 10.1109\/ICCD.2018.00064)."},{"key":"16","unstructured":"[16] Y. Luo, <i>et al.<\/i>: \u201cImproving 3D NAND flash memory lifetime by tolerating early retention loss and process variation,\u201d Proc. ACM Meas. Anal. Comput. Syst. <b>2<\/b> (2018) 37 (DOI: 10.1145\/3224432)."},{"key":"17","unstructured":"[17] Y. Luo, <i>et al.<\/i>: \u201cHeatWatch: improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness,\u201d Proc. of HPCA (2018) 504 (DOI: 10.1109\/HPCA.2018.00050)."},{"key":"18","unstructured":"[18] M. Fukuchi, <i>et al.<\/i>: \u201cSystem performance comparison of 3D charge-trap TLC NAND flash and 2D floating-gate MLC NAND flash based SSDs,\u201d IEICE Trans. Electron. <b>E103-C<\/b> (2020) 161 (DOI: 10.1587\/IRPS.transele.2019CDP0005)."},{"key":"19","unstructured":"[19] K. Mizoguchi, <i>et al.<\/i>: \u201cAutomatic data repair overwrite pulse for 3D-TLC NAND flash memories with 38x data-retention lifetime extension,\u201d IEEE Int. Reliab. Phys. Symp. Proc. (2019) (DOI: 10.1109\/IRPS.2019.8720420)."},{"key":"20","unstructured":"[20] N.R. Mielke, <i>et al.<\/i>: \u201cReliability of solid-state drives based on NAND flash memory,\u201d Proc. IEEE <b>105<\/b> (2017) 1725 (DOI: 10.1109\/jproc.2017.2725738)."},{"key":"21","unstructured":"[21] B.S. Kim, <i>et al.<\/i>: \u201cDesign tradeoffs for SSD reliability,\u201d 17th USENIX Conference on File and Storage Technologies (FAST 19) (2019)."},{"key":"22","unstructured":"[22] M. Jung and M.T. Kandemir: \u201cSprinkler: maximizing resource utilization in many-chip solid state disks,\u201d Proc. of HPCA (2014) 1 (DOI: 10.1109\/HPCA.2014.6835961)."},{"key":"23","unstructured":"[23] C. Gao, <i>et al.<\/i>: \u201cExploiting parallelism in I\/O scheduling for access conflict minimization in flash-based solid state drives,\u201d IEEE Symp. Mass Storage Syst. Technol. (2014) 11 (DOI: 10.1109\/MSST.2014.6855544)."},{"key":"24","unstructured":"[24] C. Gao, <i>et al.<\/i>: \u201cBoosting the performance of SSDs via fully exploiting the plane level parallelism,\u201d IEEE Trans. Parallel Distrib. Syst. <b>31<\/b> (2020) 2185 (DOI: 10.1109\/TPDS.2020.2987894)."},{"key":"25","unstructured":"[25] L. Shi, <i>et al.<\/i>: \u201cExploiting process variation for write performance improvement on NAND flash memory storage systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24 (2016) 334 (DOI: 10.1109\/TVLSI.2015.2393299)."},{"key":"26","unstructured":"[26] Y. Pan, <i>et al.<\/i>: \u201cExploiting memory device wear-out dynamics to improve NAND flash memory system performance,\u201d Proc. FAST: USENIX Conf. File Storage Technol. (2011) 245."},{"key":"27","unstructured":"[27] N. Elyasi, <i>et al.<\/i>: \u201cExploiting intra-request slack to improve SSD performanc,\u201d Int. Conf. Archit. Support Program. Lang. Oper. Syst. ASPLOS (2017) 375 (DOI: 10.1145\/3037697.3037728)."},{"key":"28","unstructured":"[28] A. Gupta, <i>et al.<\/i>: \u201cDFTL: a flash translation layer employing demand-based selective caching of page-level address mappings,\u201d ACM SIGPLAN Not. <b>44<\/b> (2009) 229 (DOI: 10.1145\/1508284.1508271)."},{"key":"29","unstructured":"[29] M. Bo, <i>et al.<\/i>: \u201cImproving the SSD performance by exploiting request characteristics and internal parallelism,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2018) 472 (DOI: 10.1109\/TCAD.2017.2697961)."},{"key":"30","unstructured":"[30] Y. Hu, <i>et al.<\/i>: \u201cPerformance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity,\u201d Proc. of ICS (2011) 96 (DOI: 10.1145\/1995896.1995912)."},{"key":"31","unstructured":"[31] D. Narayanan, <i>et al.<\/i>: \u201cWrite off-loading: practical power management for enterprise storage,\u201d ACM Trans. Storage <b>4<\/b> (2008) 10 (DOI: 10.1145\/1416944.1416949)."},{"key":"32","unstructured":"[32] D. Narayanan, <i>et al.<\/i>: \u201cMigrating server storage to SSDs: analysis of tradeoffs,\u201d Proc. of EuroSys. (2009) 145 (DOI: 10.1145\/1519065.1519081)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/8\/18_18.20210103\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T03:13:02Z","timestamp":1619838782000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/8\/18_18.20210103\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,25]]},"references-count":32,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210103","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,25]]}}}