{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T20:50:55Z","timestamp":1777495855783,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,5,10]]},"DOI":"10.1587\/elex.18.20210108","type":"journal-article","created":{"date-parts":[[2021,4,8]],"date-time":"2021-04-08T22:44:43Z","timestamp":1617921883000},"page":"20210108-20210108","source":"Crossref","is-referenced-by-count":10,"title":["A Hex Itoh-Tsujii inversion algorithm for FPGA platforms"],"prefix":"10.1587","volume":"18","author":[{"given":"Murugesan","family":"Kalaiarasi","sequence":"first","affiliation":[{"name":"Dept. of Electronics and Communication Engineering, Thiagarajar College of Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vepadappu Raman","family":"Venkatasubramani","sequence":"additional","affiliation":[{"name":"Dept. of Electronics and Communication Engineering, Thiagarajar College of Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sivasubramanian","family":"Rajaram","sequence":"additional","affiliation":[{"name":"Dept. of Electronics and Communication Engineering, Thiagarajar College of Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J.P. Deschamps, <i>et al.<\/i>: <i>Hardware Implementation of Finite-Field Arithmetic<\/i> (McGraw-Hill Education, 2009)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Li, <i>et al.<\/i>: \u201cSpeed-oriented architecture for binary field point multiplication on elliptic curves,\u201d IEEE Access <b>7<\/b> (2019) 32048 (DOI: 10.1109\/ACCESS.2019.2903170).","DOI":"10.1109\/ACCESS.2019.2903170"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] F. Rodriguez-Henriquez, <i>et al.<\/i>: \u201cParallel Itoh-Tsujii multiplicative inversion algorithm for a special class of trinomials,\u201d Designs, Codes and Cryptography <b>45<\/b> (2007) 19 (DOI: 10.1007\/s10623-007-9073-6).","DOI":"10.1007\/s10623-007-9073-6"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Q. Deng, <i>et al.<\/i>: \u201cA fast hardware implementation of multiplicative inversion in GF(2<sup>m<\/sup>),\u201d 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics &amp; Electronics (PrimeAsia) (2009) 472 (DOI: 10.1109\/PRIMEASIA.2009.5397344).","DOI":"10.1109\/PRIMEASIA.2009.5397344"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C. Rebeiro, <i>et al.<\/i>: \u201cRevisiting the Itoh-Tsujii inversion algorithm for FPGA platforms,\u201d IEEE Trans. Very Large Scale Integration (VLSI) Syst. <b>19<\/b> (2011) 1508 (DOI: 10.1109\/TVLSI.2010.2051343).","DOI":"10.1109\/TVLSI.2010.2051343"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.S. Roy, <i>et al.<\/i>: \u201cGeneralized high speed Itoh-Tsujii multiplicative inversion architecture for FPGAs,\u201d Integration (2012) 307 (DOI: 10.1016\/j.vlsi.2011.11.007).","DOI":"10.1016\/j.vlsi.2011.11.007"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] L. Parrilla, <i>et al.<\/i>: \u201cMinimum-clock-cycle Itoh-Tsujii algorithm hardware implementation for cryptography applications over <i>GF<\/i>(2<i><sup>m<\/sup><\/i>) fields,\u201d Electronics Letters <b>48<\/b> (2012) 1126 (DOI: 10.1049\/el.2012.1427).","DOI":"10.1049\/el.2012.1427"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] V.R. Venkatasubramani, <i>et al.<\/i>: \u201cAn improved quad Itoh-Tsujii algorithm for FPGAs,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130612 (DOI: 10.1587\/elex.10.20130612).","DOI":"10.1587\/elex.10.20130612"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Hu, <i>et al.<\/i>: \u201cFast and generic inversion architectures over GF(2<i><sup>m<\/sup><\/i>) using modified Itoh-Tsujii algorithms,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015), 367 (DOI: 10.1109\/TCSII.2014.2387612).","DOI":"10.1109\/TCSII.2014.2387612"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] B. Rashidi, <i>et al.<\/i>: \u201cHigh-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems,\u201d Microelectronics Journal <b>52<\/b> (2016) 49 (DOI: 10.1016\/j.mejo.2016.03.006).","DOI":"10.1016\/j.mejo.2016.03.006"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Yi, <i>et al.<\/i>: \u201cFast hardware implementations of inversions in small finite fields for special irreducible polynomials on FPGAs,\u201d International Journal of Security and Its Applications <b>10<\/b> (2016) 109 (DOI: 10.14257\/ijsia.2016.10.9.12).","DOI":"10.14257\/ijsia.2016.10.9.12"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] B. Rashidi, <i>et al.<\/i>: \u201cHigh-performance and high-speed implementation of polynomial basis Itoh-Tsujii inversion algorithm over GF(2<i><sup>m<\/sup><\/i>),\u201d IET Information Security <b>11<\/b> (2017) 66 (DOI: 10.1049\/iet-ifs.2015.0461).","DOI":"10.1049\/iet-ifs.2015.0461"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Maitin-Shepard: \u201cOptimal software-implemented Itoh-Tsujii inversion for F<sub>2<\/sub><i><sup>m<\/sup><\/i>,\u201d Design Codes Cryptography <b>82<\/b> (2017) 301 (DOI: 10.1007\/s10623-016-0260-1).","DOI":"10.1007\/s10623-016-0260-1"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Rashidi, <i>et al.<\/i>: \u201cHigh-speed hardware implementation of Gaussian normal basis inversion algorithm over F<sub>2<\/sub><i><sup>m<\/sup><\/i>,\u201d Microelectronics Journal <b>63<\/b> (2017) 138 (DOI: 10.1016\/j.mejo.2017.04.001).","DOI":"10.1016\/j.mejo.2017.04.001"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Ibrahim, <i>et al.<\/i>: \u201cNew systolic array architecture for finite field division,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180255 (DOI: 10.1587\/elex.15.20180255).","DOI":"10.1587\/elex.15.20180255"},{"key":"16","unstructured":"[16] J. Guajardo, <i>et al.<\/i>: \u201cFast inversion in composite Galois fields GF((2\/sup n)\/sup m\/),\u201d Proceedings in IEEE International Symposium on Information Theory (1998), 295 (DOI: 10.1109\/ISIT.1998.708900)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L. Li, <i>et al.<\/i>: \u201cFast inversion in <i>GF<\/i>(2<i><sup>m<\/sup><\/i>) with polynomial basis using optimal addition chains,\u201d 2017 IEEE International Symposium on Circuits and Systems (ISCAS) (2017) 1 (DOI: 10.1109\/ISCAS.2017.8050627).","DOI":"10.1109\/ISCAS.2017.8050627"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P. Zode, <i>et al.<\/i>: \u201cFast architecture of modular inversion using Itoh-Tsujii algorithm,\u201d International Symposium on VLSI Design and Test (2017) (DOI: 10.1007\/978-981-10-7470-7_5).","DOI":"10.1007\/978-981-10-7470-7_5"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Li, <i>et al.<\/i>: \u201cA fast modular inversion FPGA implementation over GF(2<sup>m<\/sup>) using modified x<sup>2n<\/sup> unit,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2018) 1 (DOI: 10.1109\/ISCAS.2018.8351614).","DOI":"10.1109\/ISCAS.2018.8351614"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Imran, <i>et al.<\/i>: \u201cLopez Dahab based elliptic crypto processor (ECP) over GF(2<sup>163<\/sup>) for low-area applications on FPGA,\u201d International Conference on Engineering and Emerging Technologies (ICEET), (2018) 1 (DOI: 10.1109\/ICEET1.2018.8338645).","DOI":"10.1109\/ICEET1.2018.8338645"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Kalaiarasi, <i>et al.<\/i>: \u201cA parallel quad Itoh-Tsujii multiplicative inversion algorithm for FPGA platforms,\u201d Third ISEA Conference on Security and Privacy (ISEA-ISAP) (2020) 31 (DOI: 10.1109\/ISEA-ISAP49340.2020.234996).","DOI":"10.1109\/ISEA-ISAP49340.2020.234996"},{"key":"22","unstructured":"[22] M. Kalaiarasi, <i>et al.<\/i>: \u201cHigh-speed inversion using <i>x<\/i><sup>4<i><sup>n<\/sup><\/i><\/sup> units,\u201d <i>Advances in Communication Systems and Networks, Lecture Notes in Electrical Engineering<\/i><b>656<\/b> (Springer, Singapore, 2020) (DOI: 10.1007\/978-981-15-3992-3_50)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B. Rashidi, <i>et al.<\/i>: \u201cEfficient hardware structure for extended Euclidean-based inversion over F<sub>2<\/sub><i><sup>m<\/sup><\/i>,\u201d IET Computers &amp; Digital Techniques <b>13<\/b> (2019) 282 (DOI: 10.1049\/iet-cdt.2018.5077).","DOI":"10.1049\/iet-cdt.2018.5077"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] T. Itoh and S. Tsujii: \u201cA fast algorithm for computing multiplicative inverses in GF(2<i><sup>m<\/sup><\/i>) using normal bases.\u201d Information and Computation <b>78<\/b> (1988) 171 (DOI: 10.1016\/0890-5401(88)90024-7).","DOI":"10.1016\/0890-5401(88)90024-7"},{"key":"25","unstructured":"[25] E. Knuth: <i>The Art of Computer Programming<\/i>, Addison-Wesley, Boston, MA, 1998."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Reyhani-Masoleh, <i>et al.<\/i>: \u201cNew multiplicative inverse architectures using Gaussian normal basis,\u201d IEEE Trans. Comput. <b>68<\/b> (2019) 991 (DOI: 10.1109\/TC.2018.2859941).","DOI":"10.1109\/TC.2018.2859941"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Monfared, <i>et al.<\/i>: \u201cA new multiplicative inverse architecture in normal basis using novel concurrent serial squaring and multiplication,\u201d 2017 IEEE 24th Symposium on Computer Arithmetic (ARITH) (2017) 164 (DOI: 10.1109\/ARITH.2017.37).","DOI":"10.1109\/ARITH.2017.37"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Guajardo, <i>et al.<\/i>: \u201cItoh-Tsujii inversion IN STANDARD BASIS AND ITS APPLICATION IN CRYPTOGRAPHY AND CODES,\u201d DESIGN Codes and CRYPTOGRAPHY, 25, (2002) 207 (DOI: 10.1023\/A:1013860532636).","DOI":"10.1023\/A:1013860532636"},{"key":"29","unstructured":"[29] D. Hankerson, <i>et al.<\/i>: <i>guide to elliptic curve cryptography<\/i> (Springer Science &amp; Business Media, 2006)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] F. Rodriguez-Henriquez, <i>et al.<\/i>: \u201cA fast implementation of multiplicative inversion over <i>GF<\/i>(2<i><sup>m<\/sup><\/i>),\u201d International Conference on Information Technology: Coding and Computing (ITCC\u201905) (2005) (DOI: 10.1109\/itcc.2005.8).","DOI":"10.1109\/ITCC.2005.8"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/9\/18_18.20210108\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,15]],"date-time":"2021-05-15T03:44:58Z","timestamp":1621050298000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/9\/18_18.20210108\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,10]]},"references-count":30,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210108","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,10]]}}}