{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:56:02Z","timestamp":1772207762646,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,5,10]]},"DOI":"10.1587\/elex.18.20210128","type":"journal-article","created":{"date-parts":[[2021,4,12]],"date-time":"2021-04-12T22:06:42Z","timestamp":1618265202000},"page":"20210128-20210128","source":"Crossref","is-referenced-by-count":3,"title":["Low-complexity encoder implementation for LDPC codes in CCSDS standard"],"prefix":"10.1587","volume":"18","author":[{"given":"Ruixue","family":"Wang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Tianjin University"}]},{"given":"Weigang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"}]},{"given":"Changcai","family":"Han","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T.J. Richardson and R.L. Urbanke: \u201cThe capacity of low-density parity-check codes under message-passing decoding,\u201d IEEE Trans. Inf. Theory <b>47<\/b> (2001) 599 (DOI: 10.1109\/18.910577).","DOI":"10.1109\/18.910577"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Eroz, <i>et al.<\/i>: \u201cDVB-S2 low density parity check codes with near Shannon limit performance,\u201d Int. J. Satell. Commun. Netw. <b>22<\/b> (2004) 269 (DOI: 10.1002\/sat.787).","DOI":"10.1002\/sat.787"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D.J.C. MacKay and R.M. Neal: \u201cNear Shannon limit performance of low density parity check codes,\u201d Electron. Lett. <b>33<\/b> (1997) 457 (DOI: 10.1049\/el:19970362).","DOI":"10.1049\/el:19970362"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D.J.C. MacKay: \u201cGood error-correcting codes based on very sparse matrices,\u201d IEEE Trans. Inf. Theory <b>45<\/b> (1999) 399 (DOI: 10.1109\/18.748992).","DOI":"10.1109\/18.748992"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Li, <i>et al.<\/i>: \u201cLow density parity check codes with semi-random parity check matrix,\u201d Electron. Lett. <b>35<\/b> (1999) 38 (DOI: 10.1049\/el:19990065).","DOI":"10.1049\/el:19990065"},{"key":"6","unstructured":"[6] TM Synchronization and Channel Coding: CCSDS 131.0-B-3 (2017) https:\/\/public.ccsds.org\/default.aspx."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Andrews, <i>et al.<\/i>: \u201cEncoders for block-circulant LDPC codes,\u201d ISIT (2005) 2300 (DOI: 10.1109\/ISIT.2005.1523758).","DOI":"10.1109\/ISIT.2005.1523758"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Theodoropoulos, <i>et al.<\/i>: \u201cAn efficient LDPC encoder architecture for space applications,\u201d IOLTS (2016) 149 (DOI: 10.1109\/IOLTS.2016.7604689).","DOI":"10.1109\/IOLTS.2016.7604689"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T.J. Richardson and R.L. Urbanke: \u201cEfficient encoding of low-density parity-check codes,\u201d IEEE Trans. Inf. Theory <b>47<\/b> (2001) 638 (DOI: 10.1109\/18.910579).","DOI":"10.1109\/18.910579"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Yin, <i>et al.<\/i>: \u201cDesign of improved LDPC encoder for CMMB based on SIMD architecture,\u201d ICIST (2013) 1292 (DOI: 10.1109\/ICIST.2013.6747774).","DOI":"10.1109\/ICIST.2013.6747774"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] F. Wang, <i>et al.<\/i>: \u201cDesign of a multi-rate quasi-cyclic low-density parity-check encoder based on pipelined rotate-left-accumulator circuits,\u201d CISP (2014) 1105 (DOI: 10.1109\/CISP.2014.7003945).","DOI":"10.1109\/CISP.2014.7003945"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y.M. Jung, <i>et al.<\/i>: \u201c7.7 gbps encoder design for ieee 802.11ac qc-ldpc codes,\u201d J. Semicond. Technol. Sci. <b>14<\/b> (2014) 419 (DOI: 10.5573\/JSTS.2014.14.4.419).","DOI":"10.5573\/JSTS.2014.14.4.419"},{"key":"13","unstructured":"[13] G. Ge and L. Yin: \u201cMulti-rate LDPC encoder for high-speed satellite data transmissions,\u201d J. Tsinghua Univ: Nat. Sci. Ed. <b>56<\/b> (2016) 656."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Yasotharan and A.C. Carusone: \u201cA flexible hardware encoder for systematic low-density parity-check codes,\u201d MWSCAS (2009) 54 (DOI: 10.1109\/MWSCAS.2009.5236155).","DOI":"10.1109\/MWSCAS.2009.5236155"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Mahdi and V. Paliouras: \u201cOn the encoding complexity of quasi-cyclic LDPC codes,\u201d IEEE Trans. Signal Process. <b>63<\/b> (2015) 6096 (DOI: 10.1109\/TSP.2015.2463258).","DOI":"10.1109\/TSP.2015.2463258"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Li, <i>et al.<\/i>: \u201cEfficient encoding of quasi-cyclic low-density parity-check codes,\u201d IEEE Trans. Commun. <b>54<\/b> (2006) 71 (DOI: 10.1109\/TCOMM.2005.861667).","DOI":"10.1109\/TCOMM.2005.861667"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L.H. Miles, <i>et al.<\/i>: \u201cAn 860-Mb\/s (8158,7136) low-density parity-check encoder,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1686 (DOI: 10.1109\/JSSC.2006.877253).","DOI":"10.1109\/JSSC.2006.877253"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. Ren and H. Liu: \u201cThe design and implementation of high-speed codec based on FPGA,\u201d ICCSN (2018) 427 (DOI: 10.1109\/ICCSN.2018.8488239).","DOI":"10.1109\/ICCSN.2018.8488239"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] G. Tzimpragos, <i>et al.<\/i>: \u201cA low-complexity implementation of QC-LDPC encoder in reconfigurable logic,\u201d 23rd International Conference on Field Programmable Logic and App. (2013) 1 (DOI: 10.1109\/FPL.2013.6645587).","DOI":"10.1109\/FPL.2013.6645587"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Wang, <i>et al.<\/i>: \u201cEfficient multi-rate encoder of QC-LDPC codes based on FPGA for WIMAX standard,\u201d Chin. J. Electron. <b>26<\/b> (2017) 250 (DOI: 10.1049\/cje.2017.01.006).","DOI":"10.1049\/cje.2017.01.006"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T.T.B. Nguyen, <i>et al.<\/i>: \u201cEfficient QC-LDPC encoder for 5G new radio,\u201d Electronics <b>8<\/b> (2019) 668 (DOI: 10.3390\/electronics8060668).","DOI":"10.3390\/electronics8060668"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Mahdi and V. Paliouras: \u201cA low complexity-high throughput QC-LDPC encoder,\u201d IEEE Trans. Signal Process. <b>62<\/b> (2014) 2696 (DOI: 10.1109\/TSP.2014.2314435).","DOI":"10.1109\/TSP.2014.2314435"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K.S. Andrews, <i>et al.<\/i>: \u201cThe development of turbo and LDPC codes for deep-space applications,\u201d Proc. IEEE <b>95<\/b> (2007) 2142 (DOI: 10.1109\/JPROC.2007.905132).","DOI":"10.1109\/JPROC.2007.905132"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Zhang, <i>et al.<\/i>: \u201cLayered approx-regular LDPC: code construction and encoder\/decoder design,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 572 (DOI: 10.1109\/TCSI.2008.916433).","DOI":"10.1109\/TCSI.2008.916433"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] P. Zhang, <i>et al.<\/i>: \u201cEfficient encoding of QCLDPC codes with multiple-diagonal parity-check structure,\u201d Electron. Lett. <b>50<\/b> (2014) 320 (DOI: 10.1049\/el.2013.2390).","DOI":"10.1049\/el.2013.2390"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] T. Liang, <i>et al.<\/i>: \u201cEfficient encoding of quasi-cyclic low-density parity check codes,\u201d IAEAC (2018) 1189 (DOI: 10.1109\/IAEAC.2018.8577709).","DOI":"10.1109\/IAEAC.2018.8577709"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Z. Wang, <i>et al.<\/i>: \u201cAn efficient hardware LDPC encoder based on partial parallel structure for CCSDS,\u201d ICCT (2018) 136 (DOI: 10.1109\/ICCT.2018.8599970).","DOI":"10.1109\/ICCT.2018.8599970"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Xie, <i>et al.<\/i>: \u201cHigh throughput multi-code LDPC encoder for CCSDS standard,\u201d ASICON (2019) 1 (DOI: 10.1109\/ASICON47005.2019.8983513).","DOI":"10.1109\/ASICON47005.2019.8983513"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] D. Theodoropoulos, <i>et al.<\/i>: \u201cEfficient architectures for multigigabit CCSDS LDPC encoders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1118 (DOI: 10.1109\/TVLSI.2020.2975050).","DOI":"10.1109\/TVLSI.2020.2975050"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] W. Chen, <i>et al.<\/i>: \u201cLow-complexity encoder for LDPC codes in space applications,\u201d Electron. Lett. <b>55<\/b> (2019) 1241 (DOI: 10.1049\/el.2019.2417).","DOI":"10.1049\/el.2019.2417"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/9\/18_18.20210128\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,15]],"date-time":"2021-05-15T03:46:07Z","timestamp":1621050367000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/9\/18_18.20210128\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,10]]},"references-count":30,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210128","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,10]]}}}